# An Approach to Non-Scan Design for Delay Fault Testability of Controllers

Tsuyoshi Iwagaki

Satoshi Ohtake

Hideo Fujiwara

Graduate School of Information Science, Nara Institute of Science and Technology
Kansai Science City 630-0192, Japan
E-mail: {tsuyo-i, ohtake, fujiwara}@is.aist-nara.ac.jp

#### **Abstract**

This paper proposes a non-scan testing scheme to enhance delay fault testability of controllers. In this scheme, the original behavior of a given controller is used in the test application, and the faults that cannot be detected by the original behavior are tested by an extra logic called an invalid test state/transition generator (ISTG). Our scheme allows the following: (1) use of a combinational test generation tool, (2) achieving short test application time and (3) at-speed testing. We experimentally show the effectiveness of our method. In our method, ISTGs can be designed flexibly in response to the test qualities demanded by circuit designers.

### 1. Introduction

Modern high speed VLSI circuits need delay fault testing because conventional stuck-at fault testing cannot guarantee the timing correctness of the circuits. Usually, VLSI circuits are designed at register-transfer level (RTL). A VLSI circuit designed at RTL generally consists of a controller, represented by a state transition graph (STG), and a datapath, represented by hardware elements (e.g., registers, multiplexers (MUXs) and operational modules). Recently, design for testability (DFT) techniques for RTL circuits have been proposed [5].

In general, delay test generation for VLSI circuits is a hard problem. In [1], all the redundant path delay faults in a sequential circuit are classified into three categories: (1) combinationally non-activated paths, (2) sequentially non-activated paths and (3) unobservable fault effect. A sequential test generation tool (ATPG) spends huge time to identify these redundant faults, and it is virtually impossible to identify all of them. To facilitate delay test generation, standard scan designs [8, 7, 2, 9] and enhanced scan designs [3, 1] have been proposed [4]. Given a sequential circuit, these design methods make most/all faults in categories (2) and (3) irredundant by making all the flip-flops (FFs) controllable and observable. Thus, since we need only identifying faults in category (1) by using a combinational ATPG,

the test generation time is significantly reduced and the fault efficiency becomes higher. However, in scan-based delay testing, due to the scan-shift operation, the test application time becomes longer. In addition, the scan-shift operation is performed at a low clock speed while the second vectors of two-pattern tests are launched at the rated clock speed. This situation may cause inductive voltage drops because the operating speed, i.e., circuit current, rapidly changes. As a consequence of the voltage drops, the test will fail. Therefore, it is desirable that the operating speed is constant in the test application. For the stuck-at fault model, a DFT method for controllers, which overcomes the drawbacks of the scan-based testing, has been proposed [6]. This method is a non-scan based one to achieve 100% fault efficiency, short test application time and at-speed testing. In this method, the above merits are realized by appending an extra logic, called an invalid test state generator (ISG), and some extra pins to the original controller.

This paper proposes a non-scan testing scheme, which is an extension of one in [6], to enhance delay fault testability of controllers. In this scheme, the original behavior of a given controller is used in the test application. For only the faults that cannot be detected by the original behavior, we append an extra logic, called an invalid test state/transition generator (ISTG), to the original controller. In order to design ISTGs flexibly in response to the test qualities demanded by circuit designers, we classify the redundant faults in a controller into five categories. Based on these categories, we can choose the test qualities for delay faults by designing ISTGs appropriately. Our scheme allows the following: (1) use of a combinational ATPG, (2) achieving short test application time and (3) at-speed testing. Experimental results show the effectiveness of our method.

#### 2. Preliminaries

### 2.1. Target circuit and fault model

Our target circuits are controllers represented by STGs, and we target delay faults in the circuits. Figure 1 is an ex-




Figure 1. State transition graph.




Figure 2. Synthesized controller.

ample of the STG representing a controller. We assume that a gate-level implementation of a controller is given, and the controller has a reset signal, i.e., we can make a transition from any state to the reset state by activating the reset signal. Figure 2 shows a gate-level implementation of a controller. We also assume that, for a given controller, the mapping information between each state in the STG and the value of the state register (SR) (state encoding information) in the logic synthesis is available.

#### 2.2. Terminologies

Here, we define several terminologies. For any value of the SR in a sequential circuit synthesized from a given STG, if the corresponding state of the value is reachable from the reset state of the STG, then the state is called a valid state. Otherwise, it is called an invalid state. For a synthesized controller (Figure 2), a combinational circuit extracted from the controller by replacing the SR with pseudo primary inputs (PPIs) and pseudo primary outputs (PPOs) is called a combinational test generation model (Figure 3). Given a controller, each two-pattern test,  $(V_1, V_2)$ , for the combinational test generation model can be denoted as  $(I_1 \& S_1, I_2 \& S_2)$ , where  $I_1$  and  $I_2$  are the values of PPIs, and & is a




Figure 3. Combinational test generation model.




Figure 4. Test states/transitions.

concatenation operator. Suppose the value of a present state is  $S_1$  in an STG. Then, if the value of the next state is  $S_2$  when  $I_1$  is applied, the two-pattern test is called a valid two-pattern test. Otherwise, it is called an invalid two-pattern test. The transition corresponding to a valid (resp. invalid) two-pattern test is called a valid (resp. invalid) two-pattern test is called a valid (resp. invalid) test transition. A valid state that appears in a valid/invalid two-pattern test is called a valid test state, and an invalid state that appears in an invalid two-pattern test is called an invalid test state. We show an example of test states/transition in Figure 4.

# 3. Proposed method

### 3.1. Test architecture

In our testing scheme, the original behavior of a given controller is used in the test application, i.e., valid two-pattern tests are applied by the original behavior. The faults that cannot be detected by the original behavior are tested by an extra logic called an *invalid test state/transition generator (ISTG)*. Our test architecture is shown in Figure 5. In Figure 5, the respective DFT elements play the following roles:

- The ISTG generates invalid two-pattern tests.
- The extra pins of t<sub>sel</sub>, which we will explain later, distinguish among invalid two-pattern tests.




Figure 5. Proposed test architecture.

- The extra pins of tout observe the value of the SR.
- The extra pin of t<sub>mode</sub> and MUXs switch between the signal from the combinational part of the controller and that from the ISTG.

This architecture can achieve short test application time and at-speed testing because the scan-shift operation is never used.

#### 3.2. Flow of our method


The procedure of our method is as follows:

- Step 1: Generate valid two-pattern tests under constraints.
- Step 2: Generate invalid two-pattern tests including don't care (X) values under no constraints.
- Step 3: Make an ISTG.
- Step 4: Construct a test sequence for the original circuit from all the generated two-pattern tests.

In the next subsection, the details of these steps are explained.

### 3.3. Details of our procedure

First, we consider redundant faults in a controller. Based on t<sub>out</sub>, which is our DFT element, these redundant faults are classified into the five categories shown in Figure 6. The redundant faults in class (1) are undetectable in the combinational part of the controller. These faults are called combinationally redundant faults. Some detectable faults in the combinational part become undetectable due to the limitation of the state transitions in the synthesized controller. Such faults belong to class (3). We call these faults sequentially redundant faults at logic level without t<sub>out</sub>. In synthesizing a given STG, some new states and transitions are



- (1) Combinationally redundant faults
- Sequentially redundant faults at logic level with tout
- Sequentially redundant faults at logic level without tout
- (4) Sequentially redundant faults at functional level with tout
- Sequentially redundant faults at functional level without tout

Figure 6. Classes of redundant faults.

generally added to the synthesized controller. This implies that some detectable faults in the complement of class (3) become undetectable if we only consider the original behavior of the given STG. We classify these faults into class (5). These faults are called sequentially redundant faults at functional level without  $t_{out}$ . If we append  $t_{out}$  to the synthesized controller, some undetectable faults in classes (3) and (5) are detectable. Thus, classes (3) and (5) change into classes (2) and (4) respectively if  $t_{out}$  is added. In the following discussion, we use the above classification.

In Step 1 of the previous subsection, for the combinational test generation model of a given controller, we use a combinational ATPG. In order to generate valid two-pattern tests, we give some information (constraints) to the ATPG. A constraint is a tuple,  $(C_1, C_2)$ , including the values of PIs and PPIs. We extract constraints from a given STG. The values of PIs and PPIs corresponding to a transition in the STG are used as the value of a constraint. Some parts of a constraint have unspecified values. In generating a two-pattern test, the values of  $C_1$  and  $C_2$  are set as the values of the first vector and the second vector, respectively. Then, the ATPG only generates vectors for the unspecified parts of the first vector and the second vector. If the value corresponding to a transition in a given STG is used as a constraint, generated two-pattern tests under the constraint can be always applied by the original behavior of the controller. In Step 1, we use all the constraints corresponding to the transitions in the STG. Therefore, we can identify all the redundant faults in class (4). If the designer of a given controller judges that it is sufficient to test only the faults in the complement of class (4), Steps 2 and 3 are skipped, i.e., only tout is appended to the controller as a DFT element. However, the remaining faults that are not detected by Step 1 may affect the operation in a manufactured chip if at least one of

Table 1. Truth table of an ISTG.

		UDIC OI W.
-	Inputs	Outputs
	$I_1^1 \& S_1^1$ $I_1^2 \& S_1^2$	$S_2^1$ $S_2^2$
	: In&Sn	: S <sub>2</sub> <sup>n</sup>

them exists in the chip. This is because that the remaining faults may be activated due to new states and transitions appended to the original controller in synthesizing. Steps 2 and 3 should be performed if the designer is concerned with these faults.

In Step 2, we generate two-pattern tests, which are invalid, including X values for the remaining faults in Step 1 under no constraint. In Step 3, for each X in invalid two-pattern tests, we contrive to assign 0 or 1 in order to reduce the hardware (area and pin) overhead and the test application time. This step identifies all the redundant faults in class (1).

In Step 3, we construct an ISTG. An ISTG realizes the functions of invalid two-pattern tests for the redundant faults in class (4) except (1). For example, given n invalid two-pattern tests  $t_1 = (I_1^1 \& S_1^1, I_2^1 \& S_2^1), t_2 = (I_1^2 \& S_1^2, I_2^2 \& S_2^2), \ldots, t_n = (I_1^n \& S_1^n, I_2^n \& S_2^n)$ , an ISTG must realize the functions shown in the truth table of Table 1. Note that if there exist m invalid two-pattern tests which satisfy  $I_1^1 \& S_1^1 = I_1^2 \& S_1^2 = \cdots = I_1^m \& S_1^m$  and  $S_2^i \neq S_2^i$  ( $\forall i, j, 1 \leq i, j \leq m, i \neq j$ ), we need  $t_{sel}$  whose bit width is  $\lceil \log m \rceil$  to distinguish among them.

The area overhead of an ISTG depends on the number of varieties of the transitions in invalid two-pattern tests. If we use a technique, e.g., [10], which can identify some sequentially redundant faults in advance, and remove those faults from the fault list in Step 1 or 2, the area overhead can be reduced because the number of invalid two-pattern tests, i.e., the number of varieties of the transitions, is reduced. Moreover, for each X in invalid two-pattern tests, if we contrive ways to assign 0 or 1, the hardware overhead and the test application time can be reduced. We have investigated several techniques to assign the suitable value to X. However, in the following discussion, we only pick up two main techniques (Strategy 1 and 2) to reduce the area overhead for simplicity.

The problem to obtain an ISTG whose area is minimum is formalized as follows:

Given: A set of invalid two-pattern tests including X values.

Solution: An ISTG whose area is minimum.

As mentioned previously, the area of an ISTG depends on the number of varieties of the transitions in invalid twopattern tests. Therefore, if we reduce the number of rows

Table 2. Intersection operator.

	0	1	X
0	0	0	0
1 1	0	1	1
X	0	1	X

in the truth table of the ISTG, the area of the ISTG can be reduced. We introduce a terminology here. For two vectors  $V_i = (v_1^i, v_2^i, \dots, v_n^i)$  and  $V_j = (v_1^j, v_2^j, \dots, v_n^j)$   $(v \in \{0, 1, X\})$ , they are said to be *compatible* if  $v_k^i \cap v_k^j \neq \emptyset$   $(\forall v_k^i, v_k^j)$ , where  $\cap$  is the intersection operator defined by Table 2.

Two techniques to reduce the area overhead are as follows.

Strategy 1: We first consider to minimize the number of rows in the truth table of the ISTG. Given two invalid two-pattern tests  $t_i = (I_1^i \& S_1^i, I_2^j \& S_2^i)$  and  $t_j = (I_1^i \& S_1^i, I_2^j \& S_2^j)$ , if  $I_1^i \& S_1^i \& S_2^i$  and  $I_1^j \& S_1^j \& S_2^j$  are compatible, we can merge them into one function by assigning the suitable value. For example, given invalid two-pattern tests  $t_1 = (0X\&01, 1X\&0X)$  and  $t_2 = (X1\&X1, 00\&01)$ , "0X010X" and "X1X101" are compatible. Therefore, if we assign the value as follows:  $t_1 = (01\&01, 1X\&01)$ ,  $t_2 = (01\&01, 00\&01)$ , we can merge them into the function of "0101|01" (inputs|outputs). From this observation, we solve this problem as a clique partitioning problem (CPP) [5] on a compatibility graph, where a vertex t represent a vector and an edge  $(t_i, t_j)$  indicate that two vertices  $t_i$  and  $t_j$  are compatible.

Strategy 2: If the values of  $S_2^1, S_2^2, \ldots, S_2^n$  in Table 1 are the same, the area of the ISTG will be very small. This is because that the ISTG always output the same value. In this strategy, we consider to minimize the number of varieties of the output values. This problem is also solved by considering a CPP on a compatibility graph with respect to the values of  $S_2^1, S_2^2, \ldots, S_2^n$ .

Note that, in the above discussion, although we only consider the area overhead, we have also developed several techniques to reduce the bit width of t<sub>sel</sub> and the test application time. However, we omit to describe them for simplicity.

In Step 4, in order to construct a test sequence for the original circuit, we determine an order of applying all the two-pattern tests. Here, we consider a problem to obtain the test sequence that has the minimum length as an asymmetric traveling salesperson problem (ATSP) on a graph with a distance matrix, where a vertex t corresponds to a two-pattern test, and an arc  $(t_i,t_j)$  of corresponds to the path between  $t_i$  and  $t_j$ . The distance  $d(t_i,t_j)$  means the minimum clock cycles that are needed to apply the first vector of  $t_j$  after applying  $t_i$ . Note that if the values of the second vector of  $t_i$  and the first vector of  $t_j$  are the same, the value of  $d(t_i,t_j)$ 

Table 3. Distance matrix.												
	R	$t_1$	t <sub>2</sub>	• • •	t <sub>n</sub>							
R	- 00	$d(R,t_1)$	$d(R,t_2)$		$d(R,t_n)$							
$t_1$	$d(t_1,R)$		$d(t_1,t_2)$	• • •	$d(t_1,t_n)$							
t <sub>2</sub>	$d(t_2,R)$	$d(t_2,t_1)$	00	• • •	$d(t_2,t_n)$							
:	:	:	:	٠.	:							
$t_n$	$d(t_n,R)$	$d(t_n,t_1)$	$d(t_n,t_2)$	• • •	∞							

is -1. Thus, we can generate a test sequence by solving the corresponding ATSP. Table 3 is a distance matrix for n two-pattern tests. Note that, in this table, d(R,t) (resp. d(t,R)) denotes the minimum distance from the reset state R (resp.  $S_3$ ) to  $S_1$  (resp. R), where  $S_1$  is the state in applying the first vector of t, and  $S_3$  is the reaching state after applying the second vector of t. Notice that, in a solution of the ATSP, vertex R is always visited first because the initial state is R in the test application.

## 4. Advantages of our method

#### 4.1. Conventional methods and our method

In this subsection, we compare the proposed method to conventional methods (standard scan and enhanced scan methods).

Standard scan method: Test generation for a controller designed by this method requires a combinational ATPG which supports the skewed-load [7, 8] mode and/or the broad-side [9] one. Generated two-pattern tests are applied to the controller through a scan chain in the skewed-load fashion and/or the broad-side one. The test application time is estimated as  $n(n_{\text{SSFF}} + 2) + n_{\text{SSFF}}$ , where n and  $n_{\text{SSFF}}$  are the number of two-pattern tests and the number of standard scan FFs (SSFFs), respectively. In this method, each SSFF in the controller has an additional MUX. Therefore, the area overhead is  $A_{\text{MUX}} \times n_{\text{SSFF}}$ , where  $A_{\text{MUX}}$  is the area of the additional MUX. Due to the additional MUXs, the circuit delay increases. The increasing delay is equal to the delay of an MUX. This method needs three additional pins. Note that we assume that this method has a single scan chain.

Enhanced scan method: We can generate tests for a controller designed by this method by using a combinational ATPG. The test application time is estimated as  $2n(n_{\rm ESFF}+1)+n_{\rm ESFF}$ , where  $n_{\rm ESFF}$  is the number of enhanced scan FFs (ESFFs). Each ESFF in the controller has an additional MUX and a hold latch (HL) [3]. The area overhead is, therefore,  $(A_{\rm MUX}+A_{\rm HL})\times n_{\rm ESFF}$ , where  $A_{\rm HL}$  is the area of the HL. The delay penalty is higher than that of the standard scan method because of the HL. The increasing circuit delay is equal to the sum of the delays of an MUX and an HL. Furthermore, the pin overhead of this method is high com-

pared with that of the standard scan method because the HL have to be controlled by an additional pin. The total number of additional pins is four. Note that it is also assumed that this method has a single scan chain.

Our method: In our method, we first generate tests for the combinational test generation model of a controller by using a combinational ATPG under the constraints extracted from the STG. The test generation is repeated  $n_c$  times, where  $n_c$ is the number of constraints. Then, we try to generate tests for the remaining faults under no constraint, and we construct an ISTG for the generated invalid two-pattern tests. The test application time is determined by an order of applying all the two-pattern tests to the controller. The area overhead is  $A_{MUX} \times n_{FF} + A_{ISTG}$ , where  $n_{FF}$  is the number of FFs and  $A_{ISTG}$  is the area of the ISTG. The proposed method has the same delay penalty compared to that of the standard scan method. The extra pins (tsel, tout and tmode) are needed in our method. The sum of the bit width of these pins is  $|t_{sel}| + |t_{out}| + 1$ . In a controller-datapath circuit, which is composed of a controller and a datapath, we can use the primary inputs and outputs of the datapath as t<sub>sel</sub> and t<sub>out</sub>, respectively. It allows the pin overhead to be reduced to two.

Here, we mention several essential differences among these methods. Since the scan-shift operation is needed in the scan-based methods, we cannot perform at-speed test. However, our method allows it. Furthermore, in our method, we can reduce the area overhead by using a technique, e.g., [10], which can identify some sequentially redundant faults in advance, and removing those faults from a fault list. In contrast with our method, the hardware overheads of the scan-based methods cannot be reduced even if the technique is used. In other words, ISTGs can be designed flexibly in response to the test qualities demanded by circuit designers.

### 4.2. Experimental results

In this subsection, we evaluate the test generation time, the fault efficiency, the test application time and the hardware overhead of the proposed method.

We used the four MCNC '91 benchmark circuits shown in Table 4. Columns "#PIs", "#POs", "#States" and "#FFs" denote the numbers of primary inputs, primary outputs, states and FFs, respectively. Column "Area" is the area estimated by the Design Compiler (Synopsys). In synthesizing benchmark circuits, binary encodings and one-hot encodings were used. In this experiments, we compared our method (NS) to an standard scan technique (SS) and an enhanced scan technique (ES). The TestGen (Synopsys) was used as a delay test generation tool, and the transition fault model was targeted. Note that, in SS and ES, we assumed that the both methods have a single scan chain. For SS, we compared only the hardware overhead because the TestGen

does not support the skewed-load mode and the broad-side one. Note that, in this experiments, we randomly assigned 0 or 1 to X in invalid two-pattern tests in Step 3 of the proposed method for simplicity.

Tables 5 and 6 show the test generation results and the hardware overheads in binary encodings and one-hot encodings, respectively. In Tables 5 and 6, Columns "TGT [s]", "FE [%]" and "TAT [CC (clock cycles)]" denote the test generation time, the fault efficiency under the non-robust criterion and the test application time, respectively. Columns "Area OH [%]" and "Pin OH" denote area overhead and pin overhead, respectively. Column "Ratio of Area OH" denotes the ratio among the area overheads in the respective methods.

In the test generation results, the test generation time of our method was longer than that of ES because we performed test generation for all the constraints of a given circuit. However, the test application time of our method was significantly short compared with that of ES, especially in the one-hot encodings. Furthermore, unlike ES, we can perform at-speed test in our method. This implies that the actual test application time of our method becomes much shorter than that of ES.

In the result of hardware overhead, the area overhead of SS was the smallest of all. The area overhead of our method was smaller than that of ES, except two cases. As mentioned previously, we randomly assigned 0 or 1 to X in invalid two-pattern tests. Therefore, the area overhead of our method can be improved if we use the techniques described in Section 3.3. Moreover, by using a technique, e.g., [10], which can identify sequentially redundant faults in advance, and removing those faults from a fault list, the area overhead can be reduced. Note that if we do not take into account the redundant faults in class (4) (Figure 6), ISTGs will not be necessary. In other words, only tout is appended to the original controller as a DFT element. The pin overhead of our method was the largest of all. However, if we consider a controller-datapath circuit, we can use the primary inputs and outputs of the datapath as t<sub>sel</sub> and t<sub>out</sub>, respectively. As a result of the sharing, the pin overhead can be reduced to 2.

## 5. Conclusions and future works

This paper proposed a non-scan testing scheme to enhance delay fault testability of controllers. Our scheme allows the following: (1) use of a combinational ATPG, (2) achieving short test application time and (3) at-speed testing. In the proposed method, for only the faults needed to be tested, we append DFT elements to a given controller. That is, in response to the test qualities demanded by circuit designers, we can design ISTGs flexibly. We showed the effectiveness of our method by the experiments. Our future

works are to develop ways to reduce the pin overhead and make the test generation under constraints more efficient.

# Acknowledgments

We would like to thank Prof. Michiko Inoue of Nara Institute of Science and Technology for her valuable comments. This work was supported in part by 21st Century COE (Center of Excellence) Program and in part by JSPS (Japan Society for the Promotion of Science) under Grants-in-Aid for Scientific Research B(2) (No. 15300018).

# References

- [1] T. J. Chakraborty, V. D. Agrawal and M. L. Bushnell, "Design for testability for path delay faults in sequential circuits," *Proc. 30th ACM/IEEE Design Automation Conf.*, pp. 453-457, 1993.
- [2] K.-T. Cheng, S. Devadas and K. Keutzer, "Delay-fault test generation and synthesis for testability under a standard scan design methodology," *IEEE Trans. on CAD*, Vol. 12, No. 8, pp. 1217–1231, Aug. 1993.
- [3] B. I. Dervisoglu and G. E. Stong, "Design for testability: using scanpath techniques for path-delay test and measurement," *Proc. Int. Test Conf.*, pp. 365-374, 1991.
- [4] A. Krstić and K.-T. Cheng, Delay fault testing for VLSI circuits, Boston: Kluwer Academic Publishers, 1998.
- [5] M. T.-C. Lee, High-level test synthesis of digital VLSI circuits, Boston: Artech House, 1997.
- [6] S. Ohtake, T. Masuzawa and H. Fujiwara, "A non-scan approach to DFT for controllers achieving 100% fault efficiency," Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 16, No. 5, pp. 553-566, Oct. 2000.
- [7] S. Patil and J. Savir, "Skewed-load transition test: part II, coverage," Proc. Int. Test Conf., pp. 714-722, 1992.
- [8] J. Savir, "Skewed-load transition test: part I, calculus," Proc. Int. Test Conf., pp. 705-713, 1992.
- [9] J. Savir and S. Patil, "On broad-side delay test," Proc. VLSI Test Symp., pp. 284-290, 1994.
- [10] R. C. Tekumalla and P. R. Menon, "On redundant path delay faults in synchronous sequential circuits," *IEEE Trans. on Computers*, Vol. 49, No. 3, Mar. 2000.

Table 4. Circuit characteristics

Circuit name	#PIs	#POs	#States	#FFs		Area		
	#1 13	#1 US	#States	Binary	One-hot	Binary	One-hot	
dk15	3	5	4	2	4	127	168	
dk17	2	3	8	3	8	134	173	
kirkman	12	6	16	4	16	360	500	
sand	11	9	32	. 5	32	866	1,020	

Table 5. Test generation results and hardware overheads in binary encodings.

				- The state of the add in billary encountrys.									
Circuit name	TGT [s]		FE [%]		TAT [CC]		Area OH [%]			Pin OH			Ratio of area OH
	ES	NS	ES	NS	ES	NS	SS	ES	NS				
dk15	0.16	0.77	100.00	100.00	170	138	11.0	22.0	11.8	3	4	4	1:1.10:1.01
dk17	0.13	1.27	100.00	100.00	211	144	15.7	31.3	18.7	3	ا م	4	1:1.14:1.03
kirkman	0.50	14.20	100.00	100.00		429			19.2	3	4	R	1:1.07:1.11
sand	1.52	30.09	100.00	100.00					17.8	3	4	10	
	4.0 0.1 17.8 3 4 10 1 1.1.04:1.13											1.1.04.1.13	

Table 6. Test generation results and hardware overheads in one-hot encodings.

	TOTAL		TT F0/7			The second secon							, ago.
Circuit name	11	TGT [s]		FE [%]		TAT [CC]		Area OH [%]			in O	H	Ratio of area OH
Circuit name	ES	NS	ES	NS	ES	NS	SS	ES	NS	SS	ES	NS	
dk15	0.11	0.92	100.00	100.00	294	153	16.7	33.3	17.9	3	4	6	1:1.14:1.01
dk17	0.11	1.03	100.00	100.00	494	153	32.4	647	410	3	4	11	1:1.24:1.07
kirkman	0.57	15.88	100.00	100.00	2.974	645	23.0	450	316	2	7	18	1
sand	1.32	21.88	100.00	100.00	9,470	977	22.0	43.0	20.5	2	7	36	
					230	7,,	22.0	73.7	29.5			30	1:1.18:1.06