Acceleration of Test Generation for Sequential Circuits Using Knowledge Obtained from Synthesis for Testability

Masato Nakazato[†], Satoshi Ohtake[†], Kewal K. Saluja[‡] and Hideo Fujiwara[†]

[†] Graduate School of Information Science, Nara Institute of Science and Technology Kansai Science City, 630–0192, Japan

[‡] Electrical and Computer Engineering, University of Wisconsin - Madison Madison, Wisconsin 53706

> [†] E-mail:{*masato-n, ohtake, fujiwara*}@*is.naist.jp* [‡] E-mail:{*saluja*}@*engr.wisc.edu*

Abstract

In this paper, we propose a method of accelerating test generation for sequential circuits by using the knowledge about the availability of state justification sequences, the bound on the length of the distinguishing sequence, differentiation between valid and invalid states, and the existence of a reset state. The sequential circuit is synthesized from a given FSM description by the synthesis for testability (SfT) method which takes into consideration the features of our test generation method. The SfT method guarantees that the test generator will be able to find a state distinguishing sequence by modifying the FSM to a reduced FSM. The proposed method extracts the state justification sequence from the completely specified state transition function of the FSM produced by the synthesizer to improve the performance of its test generation process. Experimental results show that the proposed method can achieve 100% fault efficiency and identify every fault to be detectable or redundant in relatively short test generation time.

Key words:

sequential circuit, test generation, synthesis for testability, finite state machine, knowledge

1. Introduction

For general sequential circuits, it is difficult to achieve 100% fault efficiency in reasonable test generation time even for single stuck-at faults. While the full scan design can convert a sequential circuit into a combinational circuit for the purpose of test generation, the cost of the full scan design is prohibitive in both area overhead and performance degradation. Therefore, an efficient sequential test generation algorithm is necessary which generates tests for all the detectable faults and identifies all the untestable faults in reasonable test generation time.

Most test generation algorithms for sequential circuits (e.g. HITEC[2], VERITAS[3], STALLION[4] and FASTEST[5]) employ a time frame expansion model of a sequential circuit. The time frame expansion model is a combinational circuit that simulates the exact behavior of the sequential circuit or a given number of time frames.

HITEC is a well known sequential test generator consisting of two phases. The first phase is the forward time processing phase in which a fault is activated and the resulting fault effect is propagated to a primary output. The second phase is the backward time processing phase which justifies the state required for activating the fault.

VERITAS test generation method is an extension of the finite state machine (FSM) verification approach. This method constructs a product machine (PM) of a good FSM and its faulty version, and carries out reachability analysis by traversing the product machine. The information obtained by the reachability analysis is used to generate a test sequence. Although this simplifies generation of justification sequences, it is not as efficient as it can be because it has to deal with a much larger product machine.

In this paper, we propose a method of accelerating test generation for sequential circuits by using the knowledge about the a set of state justification sequences, the bound on the maximum length of state distinguish sequences, the information about the valid states and the value of the reset state. The sequential circuit is synthesized from a given FSM by a Synthesis for Testability (SfT) method proposed in this paper which takes into consideration the features of our test generation method. The SfT method guarantees the existence of a state distinguishing sequence of specified length by making the reduced FSM. Thus, the performance of the test generator is improved as it uses the state justification sequence extracted from the completely specified state transition function of the FSM produced by the synthesizer. Experimental results show that the proposed method can completely identify each fault in the circuit, detectable or redundant, and can achieve 100% fault efficiency in short test generation time.

The rest of this paper is organized as follows: Section 2 introduces our model and defines the basic concepts. Section 3 gives the outline of the proposed method. Section 4 describes the proposed SfT algorithm. Section 5 describes the proposed test generation algorithm for sequential circuits synthesized by our SfT algorithm. Section 6 reports the results of experiments of our method using MCNC benchmark circuits. Finally, Section 7 describes conclusions and future work.

2. Preliminaries

In this paper we consider synchronous sequential circuits composed of combinational logic and Dtype flip-flops (FF). All the FFs are controlled by a single clock. We assume that a reset state is defined and a reset signal is available. By applying the reset signal, both the good and the faulty circuits can be put in the reset state. We consider the single stuck-at fault model but the faults on the clock lines, inside the FFs, and on the reset lines are not included in the fault set.

This paper deals with completely and incompletely specified Mealy-type FSMs. An Mealy-type FSM *M* is defined as a 6-tuple $\langle \Sigma, O, S, Sr, \delta, \lambda \rangle$. $\Sigma = \{ x_0 x_1 \dots x_{n_i}, \overline{x_0} x_1 \dots x_{n_i}, x_0 \overline{x_1} \dots x_{n_i}, \dots, \overline{x_0} \overline{x_1} \dots x_{n_i} \}$ $\bar{x_{n_i}}$ } is the set of the input vectors and $O = \{ z_0 z_1 \dots z_{n_o}, \overline{z_0} z_1 \dots z_{n_o}, z_0 \overline{z_1} \dots \overline{z_{n_o}}, \dots, \overline{z_0} \overline{z_1} \dots$ $\overline{z_{n_o}}$ is the set of the output vectors, where n_i and n_o are the number of the inputs and the outputs, respectively. The symbols x_i and z_i can be 0, 1 or X, where X is don't care. $S = \{Sr, S0, S1, ..., Sn-2\}$ is the set of the states, where n is the number of states and Sr is the reset state. The functions δ and λ are the next state function $(\delta: S \times \Sigma \to \delta)$ and the output function $(\lambda : S \times \Sigma \rightarrow O)$, respectively. We assume that all the states defined in the FSM are reachable from the reset state Sr. For example, an



Figure 1. An incompletely specified finite state machine.

incompletely specified Mealy-type FSM is shown in Figure 1.

A sequential circuit M_s composed of a combinational circuit part (*CC*) and FFs, is a single phase synchronous sequential circuit, where primary inputs are $x_1, x_2, \ldots, x_{n_i}$, primary outputs are $z_1, z_2, \ldots, z_{n_o}$ and *r* is a reset input, as shown in Figure 2. We classify states represented by the FFs of M_s into valid states and invalid states as defined below.

Definition 1 (Valid State and Invalid State) A

state S represented by the FFs of a sequential circuit M_s is valid if S is reachable from a reset state of M_s . Otherwise, S is invalid.

Definition 2 (State Distinguish Sequence) Let *I* be an input sequence of an FSM *M*. Let O_i and O_j be output response sequences of *I* for *M* with initial states S_i and S_j , respectively. *I* is called a state distinguishing sequence with respect to S_i and S_j if O_i and O_j are not identical.

Definition 3 (Reduced FSM) An FSM is said to be reduced if every pair of states has at least one state distinguishing sequence.

The proposed test generation method employs a time frame expansion model for the test generation.

Definition 4 (Time Frame) A time frame is a combinational circuit part extracted from M_s by treating its present state lines and next state lines as pseudo primary inputs (Y_0, Y_1, \ldots, Y_q) and pseudo primary outputs (y_0, y_1, \ldots, y_q) , respectively.

Definition 5 (Time Frame Expansion Model)

Time frame expansion model of length l for M_s is a combinational circuit which is constructed by connecting time frames such that the pseudo primary outputs of a time frame i ($0 \le i \le l-2$) is connected to the pseudo primary inputs of a time frame i+1.



Figure 2. A sequential circuit M_s synthesized from a FSM.



Figure 3. A time frame of a sequential circuit M_s (a) and a time frame expansion model of M_s (b).

Examples of a time frame and a time frame expansion model are shown in Figure 3 (a) and (b), respectively.

3. Outline of the Proposed Method

The proposed method consists of an SfT method and a test generation method for sequential circuits synthesized by the SfT method. The SfT method synthesizes an easily testable sequential circuit from a given FSM. The objectives of the SfT are as follows.

• Any state in a sequential circuit can be identified as either valid or invalid by observing an output vector from the state,



Figure 4. The flow chart of the proposed method.

- For a given k, any pair of valid states in the synthesized sequential circuit, which correspond to the states in the FSM, can be distinguished by a sequence of length not more than k, and
- The next state function of the FSM and that of the synthesized sequential circuit are identical.

The SfT method consists of six steps shown in Figure 4.

In Step 1, for any input, we guarantee that the next states of each state defined in the FSM correspond to the states defined in the FSM. Therefore, the STG that consists of all the reachable states from the reset state of a sequential circuit and the STG that consists of all the states defined in an FSM are identical. Notice that it is not necessary to carry out this step if the next state function of a given FSM is completely specified. In this step, the output function is not changed.

In Step 2, the FSM obtained in Step 1 is modified to a reduced FSM. For two states S_i and S_j in the FSM obtained in Step 1, they might not be distinguished by applying an input sequence of length k or smaller to the FSM. Here, we distinguish between S_i and S_j by assigning values to coordinates of the output vector which have don't care values. However, indistinguishable states, even if values are assigned to them, might still remain in the FSM. In such a case, extra outputs are added to the FSM in order to distinguish indistinguishable states and '0' or '1' is assigned to them. Hence, the reduced FSM will have at least one state distinguishing sequence of length no more than k for every pair of states.

In Step 3, we perform state assignment such that any state in a sequential circuit can be identified as either valid or invalid from the state code. This knowledge is used to identify a state as valid or invalid for test generation method in Section 5. In order to realize this, continuous binary numbers are assigned to states of the reduced FSM obtained in Step 2.

In Step 4, we further modify the reduced FSM obtained in Step 2 to distinguish between any valid state and any invalid state in the sequential circuit obtained after logic synthesis. In order to realize this, at most one output is added to the FSM. Different values are assigned to it for a transition from a valid state and a transition from an invalid state, respectively.

In Step 5, a set of state justification sequences is extracted from the reduced FSM obtained in Step 2. This is used as knowledge to accelerate the test generation for sequential circuits. We will explain this in more detail in Section 4.

Finally, in Step 6, we synthesize a sequential circuit with a reset input from the reduced FSM obtained in Step 5.

4. Synthesis for Testability

In this section, we describe the synthesis for testability (SfT) method for an FSM in detail. In the method, a sequential circuit which has three characteristics is synthesized from an FSM. Three characteristics are as follows:

- An STG which consists of all the reachable states from the reset state of the sequential circuit is the same as the STG which consists of all the states defined in the FSM.
- Any pair of valid states in the sequential circuit is distinguished by an input sequence of length no more than k.
- Valid states and invalid states in the sequential circuit are distinguished by an input vector.

Below, we will discuss how to synthesize a sequential circuit with such characteristics. In order to obtain such characteristics, a given FSM is modified as follows.

- Extra outputs, if needed, are added to the FSM.
- Appropriate values are assigned to the extra outputs and to some of the coordinates which have don't care values in the output vectors of the FSM.

4.1. Formulation of SfT Problem

We formulate the SfT problem as an optimization problem.

- **Input:** An FSM with a reset state and the maximum length of state distinguishing sequences.
- **Output:** A gate level netlist of a sequential circuit with a reset, a set of state justification sequences and the number of valid states.
- **Objective:** Minimization of the number of extra outputs.

The minimization of the number of extra outputs is an NP-complete problem, because it is equivalent to the boolean SAT problem.

4.2. Synthesis for Testability Algorithm

In this section, we propose a heuristic based algorithm of the SfT. For a given FSM M, the following procedure is performed.

Step 1: Make the next state function completely specified

Let S be a state in M such that, there exist input vectors for which next states of the state are not specified in the state transition function. For each input vector which does not have a next state, a state transition from S to S (i.e., a self-loop) in M for the input vector is added to the state transition function. An output vector for the input vector is added to the output function. Don't care values are assigned to every bit of the output vector. The FSM obtained in this step is referred to as M^{α} .

Step 2: Make the reduced FSM

To make every pair of states defined in M^{α} distinguishable, we perform two processes. **Step2.1**

Let *I* be an input vector of the FSM M^{α} . Let O_i and O_i be output response vectors of *I* for M^{α} with



Figure 5. The 2-partial successor tree.

states S_i and S_j , respectively. For each I, we try to distinguish between O_i and O_j as much as possible. In order to realize this, we perform two processes.

Firstly, we modify O_i such that O_i and O_j are distinguishable if O_j is covered by O_i . Here, we define the relation between vectors a and b which have don't care values. We say that a covers b if $A \supset B$, where A and B are the sets of values represented by a and b, respectively. Let Γ be a set of output vectors which are covered by O_i . If $\Gamma \neq \phi$, '0' or '1' is assigned to bits which have don't care values in O_i such that the number of elements of Γ decrease as much as possible.

Secondary, if the same output vectors which have don't care values still exist, '0' or '1' is further assigned to some coordinates of the same output vectors with don't care values to make the output vectors different from each other. Let K be a set of the same output vectors. Let $\mathbf{X}(=x_1x_2...x_i...x_{n_X})$ be a vector composed of bits which have don't care values in $\kappa \in K$. Let n_{so} be the number of the same output vectors. The number of values represented by **X** is 2^{n_X} . If $n_{so} \leq 2^{n_X}$, the unique value is assigned to each κ . Here, the continuous binary numbers represented by **X** are appropriately assigned to each κ . If $n_{so} > 2^{n_X}$, the value is assigned to each κ such that the number of the same output vectors decrease as much as possible. Here, the continuous binary numbers are cyclically assigned to κ . The FSM obtained in this step is referred to as M^{β} .

Step2.2

We generate the k-partial successor tree, defined below, to search whether any pair of states in M^{β} could be distinguishable by applying an input sequence of length k to M^{β} .

Definition 6 (k-Partial Successor Tree) Let S_p be a set of present states in an FSM. Let g_i be a group of states such that the output vectors are the same if an input vector is applied to S_p . Let G_v be a set of all the g_i if an input vector is applied to S_p . A tree of depth k T = (V, E), where $v \in V$ is a node corresponding to G_v and $e \in E$ is an edge corresponding to an input vector, is called a k-partial successor tree. The tree for M^{β} is generated by the following procedure.

The set of all the states of M^{β} is used as an initial set of states and it is the node of the 0th rank. When all the input vectors are applied to G_v of v of the i^{th} rank, new nodes of the $(i+1)^{th}$ rank are generated. We use the following two conditions of pruning for generation of the tree.

- **Condition 1:** For each g_i of v, if all the elements of g_i are the same, v is a termination node.
- **Condition 2:** Let v_o be a current node observed. Let V_p be a set of nodes such that there exists on the path from the root node to v_o . If G_{v_p} of $v_p \in V_p$ is the same as G_{v_o} of v_o , v_o is a termination node.

We repeat the above process until the k^{th} rank. If the number of elements of each g_i of v is one, we finish generating the k-partial successor tree.

For example, Figure 5 shows the 2-partial successor tree for the FSM obtained by performing Step 1 and Step 2.1 for the FSM of Figure 1. When an input vector '0' is applied to the set of initial states (Sr, S0, S1, S2) refered to as v_0 , the next states will be either (S1) with output vector '1' or any of the states (S2, S0, S1) with output vector '0'. Therefore, the reset state (Sr) and any element of the set of states (S0, S1, S2) are distinguishable. Now, we continue with v_1 . When an input vector '0' is applied to G_{v_1} of v_1 again, node v_2 is generated. v_2 is terminated by condition 2. When an input vector '1' is applied to G_{v_1} of v_1 , node v_3 is generated. Since the rank of v_3 is two, v_3 is terminated. Continuing in this manner, when an input vector '1' is applied to (Sr, S0, S1, S2), node v_4 is generated. Node v_4 is not termination node because all initial states are not distinguishable and this node does not satisfy any of the conditions. When an input vector '0' is applied to G_{v_4} of v_4 , node v_5 is generated. v_5 is terminated by condition 1. When an input vector '1' is applied to G_{v_4} of v_4 , node v_6 is generated. v_6 is the same as v_5 . Therefore, the initial state (S2) and any element of the state set (S0, S1) are distinguishable. Hence, from the 2-partial successor tree, the indistinguishable states are SO and S1.

We use compatibility graph, defined below, for representing whether all the elements of the set of the initial states are distinguished.

Definition 7 (State Compatibility Graph) A undirected graph G = (V, E), where $v \in V$ is a vertex corresponding to a state of the FSM and $e \in E$ is an edge corresponding to a pair of indistinguishable states of the FSM, is said to be a state compatibility graph.

Some outputs are added to M^{β} to distinguish all the indistinguishable state pairs. The problem to find the minimum number of additional outputs to distinguish all the state pairs is solved as a vertex coloring problem[7] of the state compatibility graph. The number of outputs to be added to M^{β} is obtained by the following formula:

$$n_a = \left\lceil \frac{\log_2 C}{|\Sigma|} \right\rceil$$

where *C* is the number of colors obtained by solving the vertex coloring problem and n_a is the number of the additional outputs.

Let *P* be a set of values represented by the additional outputs. Let f_i be a mapping $\Sigma \stackrel{f_i}{\longmapsto} P$ such that $f_i \neq f_j$, $\forall i, j \mid 1 \leq i, j \leq C \land i \neq j$. Let v_i be a vertex of state compatibility graph whose degree is more than or equal to 1. For any $\sigma \in \Sigma$, M^{β} is changed so that the value of the additional outputs become $f_i(\sigma)$ for the state corresponding to v_i . Thus, k-state distinguishing sequences are guaranteed for any state pair.

Step3: Assign continuous binary numbers to states

Let n_s be the number of states of the FSM M^{γ} obtained in Step 2. The number of FF, n_{ff} , is equal to $\lceil \log_2 n_s \rceil$. The number of valid states of a sequential circuit synthesized from M^{γ} is equal to n_s and the number of invalid states, n_{iv} , is equal to $2^{n_{ff}} - n_s$. Binary numbers within the range of 0 to $n_s - 1$ are used for the state assignment of the FSM and binary numbers within the range of n_s to $2^{n_{ff}} - 1$ (if $n_{iv} \neq 0$) are used for values of the state variables of invalid states of the sequential circuit. The value assigned to the reset state Sr is referred to as n_r .

Step4: Distinguishing between valid state and invalid state

For distinguishing between any valid state and any invalid state, one output is added to the FSM if n_{iv} is not equal to 0. For a transition from a valid state to a valid state, '0' is assigned to the output. For a transition from an invalid state, '1' is assigned to the output. The FSM obtained by this step is referred to as M^{ε} .

Step5: Generating a set of state justification sequence

For each reachable state from the reset state of M^{ε} , an input sequence to reach the state from the reset state is generated by breadth-first search method



Figure 6. The flow chart of the proposed test generation method for sequential circuits.

on the STG of M^{ε} . For each state, the shortest input sequence is guaranteed. The input sequence is called a state justification sequence.

A set of state justification sequences for all the states of M^{ε} is referred to as S_{si} .

Step6: Synthesize

A gate level sequential circuit is synthesized from M^{ε} by logic synthesis tools.

5. Test Generation Algorithm for Sequential Circuits

In this section, we describe the proposed test generation method that utilizes the knowledge of a set of state justification sequences : S_{si} , the maximum length of state distinguish sequences : k, the number of valid states : n_s , and the value of a reset state : n_r extracted by the SfT.

Our test generation method uses a time frame expansion model. A time frame expansion model has multiple faults because every time frame has a single stuck-at fault. Therefore, our test generation method uses a 9 valued logic system [8][9] for the test generation to deal with multiple faults.

Figure 6 shows the flow chart of our test generation method for sequential circuits. The proposed test generation method consists of three phases : fault excitation, state justification and fault propagation.

5.1. Fault Excitation

For a target fault, fault excitation finds an excitation vector which is assigned to primary inputs and pseudo primary input to produce error(s) and to propagate them to the primary outputs and/or the pseudo primary output of the circuit. The pseudo primary input part of an excitation vector is referred to as an excitation state n_e . The number of a valid states, n_s , helps generating valid excitation vectors which are excitation vectors whose excitation states are valid states. If an excitation state is valid, the state may be justified from the reset state. However, if an excitation state is invalid, state justification is not required because the state can not be justified from the reset state. Hence, the proposed method can prune a part of search space of a test generation. This search space pruning is realized by comparing n_s with n_e . If n_e is less than or equal to n_s , the excitation state is valid. Otherwise, the state is invalid. This feature saves a large amount of time for trying to generate invalid excitation vector and trying to justify the invalid excitation state. If there exists no valid state to excite the fault, the fault is proved untestable.

5.2. State Justification

Once an excitation vector is found, state justification is performed. The excitation state must be justified for both the fault-free circuit and the faulty circuit. We have a set of state justification sequences, S_{si} , for the fault-free circuit. The fault-free state justification can be easily done by choosing the state justification sequence for the excitation state from S_{si} . No backtracking is required and no failures can occur in this step. The next step is to confirm if the fault-free state justification sequence is also valid for the faulty circuit. This confirmation is done by fault simulation using the fault-free state justification sequence and observing if any invalidation occurs. An invalidation means that a state transition of the faulty circuit is different from the fault free circuit. If any invalidation occurs, the state justification sequence is invalid for the given excitation state because the state justification sequence in S_{si} is not considered the invalidation under the faulty circuit. However, errors may appear to the pseudo primary outputs of an actual excitation state between the reset frame and the fault excitation frame. We try to propagate errors from the actual excitation state.

5.3. Fault Propagation

If a fault is not identified as detected or untestable by the first two phases, fault propagation is performed. Time frames of length k are added to the fault excitation frame. Fault propagation determines primary input values of the expanded time frames to propagate errors to a primary output. Fault propagation may not propagate errors to a primary output because errors may be masked by the fault within ktime frames. In this case, we try to search a different excitation state by returning to the fault excitation phase. On the other hand, fault propagation may not propagate errors to the primary output but fault propagation may propagate errors to the pseudo primary output of the last time frame. This is because k-state distinguishing sequence is not guaranteed for faulty circuit, though the sequence is guaranteed for the fault-free circuit. Therefore, in order to make fault propagation complete, the number of time frames expanded from the fault excitation frame is increased 10 times (i.e., $k = k \times 10$) and we perform fault excitation again.

When the test generation time t for a fault is larger than t_max or the number of the expanded time frames e is larger than e_max , the proposed method aborts the generation of the fault, where t_max and e_max are specified in advance.

6. Experimental Results

Table 1 shows characteristics of the MCNC FSM benchmarks[10] and the results of SfT. The experiments were performed on a SUN Blade 2000 (CPU 1GHz \times 2) with 8GB memory and a PC/AT machine (CPU Athlon 3000+) with 1GB memory. Design Compiler (Synopsys) is used as a logic synthesis tool for the Step 6 of the proposed SfT method. The number of benchmarks is 53. For all the benchmarks, the proposed method could perform until Step 5. However, Design Compiler was unable to perform Step 6 for 14 benchmarks because of restrictions on Design Compiler. All the benchmarks shown in Table 1 were synthesized by using some optimization options which optimize the area of a circuit. The first four columns give the name and the numbers of primary inputs, primary outputs and states, respectively. The column "k" gives the maximum length of the state distinguishing sequences. The columns "EO" and "HOH" give the results of SfT. In this experiment, the maximum number of outputs added to the FSM is two: one for distinguishing between valid and invalid states and the other for making the given FSM reduced. The number of extra outputs

circuit	#1nput	#output	#state	k	#EO	HOH (%)			
bbara	6	2	10	3	2	9.77			
bbsse	9	7	13	2	1	35.62			
bbtas	4	2	6	5	1	3.45			
beecount	5	4	7	2	1	48.00			
cse	9	7	16	1	0	34.13			
dk14	5	5	7	1	1	-3.27			
dk15	5	5	4	1	0	0.00			
dk16	4	3	27	2	1	7.72			
dk17	4	3	8	1	0	0.00			
dk27	3	2	7	2	1	1.28			
ex1	11	19	20	1	1	41.57			
ex3	4	2	10	2	1	16.60			
ex4	8	9	14	1	1	19.37			
ex5	4	2	9	2	1	19.74			
ex6	7	8	8	1	0	-9.69			
keyb	9	2	19	1	1	38.22			
kirkman	14	6	16	1	0	76.05			
lion	4	1	4	2	0	0.00			
lion9	4	1	9	6	1	8.93			
mc	5	5	4	1	0	0.00			
opus	7	6	10	1	1	29.52			
planet	9	19	48	2	1	30.01			
planet1	9	19	48	2	1	30.01			
pma	10	8	24	1	1	273.59			
s1	10	6	20	1	1	4.03			
s1488	10	19	48	2	1	-8.57			
s1494	10	19	48	2	1	-21.78			
s208	13	2	18	3	2	21.38			
s27	6	1	6	2	2	35.80			
s298	5	6	218	6	2	13.83			
s386	9	7	13	2	1	0.25			
s420	21	2	18	1	2	42.86			
styr	11	10	30	1	2	84.22			
sse	9	7	16	1	0	58.72			
tma	9	6	20	1	1	123.78			
tbk	8	3	32	1	1	27.96			
tav	6	4	4	3	0	0.00			
train11	4	1	11	2	2	34.21			
train4	4	1	4	2	0	34.21			
k: Maximum length of state distinguish sequences									
HOH: Hardware Over Head									

Table 1. Characteristics of FSM benchmarks and results of SfT.

EO : Extra Output

decreases when the FSM is reduced by only assigning values to the don't cares in the output vectors of the FSM.

The average hardware overhead is 29.78%. However, the hardware overhead of the circuit 'pma' is more than 200%. It is considerable that the logic synthesis tool may not be able to simplify logic because we assign logic values to coordinates with don't cares in input vectors and output vectors to make a given FSM reduced. However, a hardware overhead may be able to be reduced by carrying out recoding of input vectors and output vectors. Hence, still there is a room for research, how to assign coodinates with don't cares in input vectors or output vectors during SfT. The maximum time spent for the proposed SfT method is about twenty minites. For small circuits (ex. lion, bbara, bbsse, bbtas and so on), the time spent for the SfT is 0.1 second or less. Notice that since we have no way to obtain an optimal length of the state distinguishing sequences, we determine the maximum number by performing our SfT method within 1 hour. To find a way to do that is included in our future work.

Table 2 shows the test generation time for three different methods. Method 1 applies TestGen (Synopsys) to the original sequential circuit synthesized from the FSM without using the proposed SfT. Method 2 applies TestGen to the sequential circuit obtained by the proposed SfT. Method 3 applies the proposed test generation method to the sequential circuit obtained by the proposed SfT. The column "TGT (s)" is the time, in seconds, which was spent on the test generation excluding the fault simulation time. The column "FST (s)" is the time, in seconds, which was spent for the fault simulation for the test sequence obtained by the test generation. The column "TTGT (s)" is the time, in seconds, which is the sum of "TGT" and "FST". The time '> 10h' in the column "TGT" and "TTGT" means that the test generation did not finish within 10 hours. All the methods performed the equivalent fault analysis and the fault simulation which are implemented in TestGen. Since our test generator does not have the desired fault simulation capability, method 3 requires a call to the external fault simulator. Therefore, in order to compare the test generation time of the proposed method with that of TestGen on equal terms, we performed the fault simulation for the test sequence obtained by the test generation and define this fault simulation time as FST. The total test generation time for each benchmark of method 3 is shorter than that of the other methods. For some benchmarks, the total test generation time of method 2 is longer than that of method 1. However, the total test generation time for each benchmark of method 3 is shorter than that of method 2. We believe that method 3 can effectively use the knowledge obtained by the SfT but method 2 can not effectively use it. The average total test generation time of method 1, that of method 2 and that of method 3 are 8554.01 (s), 2531.96 (s) and 2.98 (s), respectively. The actual average total test generation time of method 1 and method 2 will be longer because these methods did not achieve 100% fault efficiency for some circuits. Method 3 identified all the redundant faults within reasonable time.

Table 3 shows the fault coverage, the fault efficiency and the test sequence length for three methods. The column "FC (%)" is the fault coverage. The column "FE (%)" is the fault efficiency. The fault efficiency is the ratio of the number of faults detected and identified redundant to the total number of faults. Method 3 can achieve 100% fault efficiency for all the benchmarks within reasonable time and shorter than method 1 and method 2. However, method 1 and method 2 did not achieve 100% fault efficiency for several benchmarks. Particularly, both method 1 and method 2 for 's298' did not achieve 100% fault efficiency within 10 hours. The proposed method can perform faster test generation than the conventional method for benchmarks.

The test sequence length of method 3 is shorter than that of method 1 for about a half of benchmarks. Moreover, the test sequence length of method 3 is also shorter than that of method 2 for about 2/3 of the menchmarks. There are some cases where the test sequence length of method 3 is longer than that of other methods, this is because TestGen uses techniques which compress the test sequence. However, the average test sequence length of method 3 increases 5.27% from that of method 1 and the average test sequence length of method 3 is about half of that of method 2.

7. Conclusions and Future Work

In this paper, we proposed a method for high speed test generation for sequential circuits with some specific characteristics. Such a sequential circuit can be synthesized from a given FSM by the Synthesis for Testability (SfT) method which takes the features of our test generation method into consideration. We accelerated test generation for sequential circuits by utilizing the knowledge that consisted of a set of state justification sequences, the maximum length of state distinguish sequence, the number of valid states, and the value of the reset state extracted by the SfT. The experimental results show that the proposed method can achieve 100% fault efficiency in shorter test generation time compared to a state of the art test generator. Reduction of hardware overhead caused by the SfT method, its speed up, and further reduction of test generation time are the issues to be investigated in our future work.

Acknowledgment

Authors would like to thank Prof. Michiko Inoue, Dr. Tomokazu Yoneda, Mr. Virendra Singh and other members of Computer Design and Test Laboratory of Nara Institute Science and Technology for their valuable discussions. This work was supported in part by 21st Century COE Program and in part by Japan Society for the Promotion of Science (JSPS) under Grants-in-Aid for Scientific Research B(2)(No. 15300018), for Young Scientists (B) (No. 17700062) and in part by the grant of JSPS Research Fellowship (No. L04509).

References

- [1] H. Fujiwara, *Logic testing and design for testability*, The MIT press, Cambridge, 1985.
- [2] T. Niermann and J. Patel, "HITEC : A test generation package for sequential circuits," *Proc.* of *The European Design Automation Conference*, pp. 214–218, 1991.
- [3] H. Cho, G. D. Hachtel and F. Somenzi, "redundancy identification/removal and test generation for sequential circuits using implicit state enumeration," *IEEE Trans. Computer-Aided Design*, vol. 12, pp. 935–945, July 1993.
- [4] H. K. Ma, S. Devadas, A. R. Newton and A. Sangiovanni–vincentelli, "Test generation for sequential circuit," *IEEE Trans. Computer-Aided Design*, vol. 7, pp. 1081–1093, October 1988.
- [5] T. P. Kelsey and K. K. Saluja, "Fast test generation for sequential circuits," *Int. Conf. on Computer-Aided Design 1989*, pp. 354–357, November 1989.
- [6] P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits," *IEEE Trans. ComputerAided Design*, vol. C-30, pp. 215–222, March 1981.
- [7] J. Gross and J. Yellen , *Graph theory and its applications*, CRC press, 1991.
- [8] C. W. Cha, W. E. Donath and F. Özgüner, "9-v algorithm for test pattern generation of combinational digital circuits," *IEEE Trans. Computers*, vol. C–27, pp. 193–200, March 1978.
- [9] P. Muth, "A nine-valued circuit model for test generation," *IEEE Trans. Computers*, vol. C– 25, pp. 630–636, June 1976.

[10] The CAD benchmarks at North Carolina State University, http://www.cbl.ncsu.edu/www/.

	TGT (s)				FST (s)		TTGT (s)		
Circuit	method 1	method 2	method 3	method 1	method 2	method 3	method 1	method 2	method 3
bbara	> 10h	249.72	0.16	0.14	0.12	0.11	> 10h	249.84	0.27
bbsse	0.91	314.87	0.35	0.13	0.16	0.14	1.04	315.03	0.49
bbtas	1.61	2.57	0.03	0.09	0.09	0.11	1.70	2.66	0.14
beecount	0.32	0.23	0.02	0.13	0.15	0.15	0.45	0.38	0.17
cse	1.44	2.06	0.36	0.18	0.21	0.27	1.62	2.27	0.63
dk14	0.22	0.19	0.05	0.11	0.11	0.12	0.33	0.30	0.17
dk15	0.10	0.11	0.00	0.09	0.10	0.09	0.19	0.21	0.09
dk16	25.75	15.01	0.51	0.25	0.32	0.23	26.00	15.33	0.74
dk17	0.15	0.17	0.00	0.10	0.15	0.11	0.25	0.32	0.11
dk27	0.15	0.14	0.00	0.08	0.10	0.10	0.23	0.24	0.10
ex1	391.62	23841.54	0.94	0.18	0.27	0.26	391.80	23841.81	1.20
ex3	1272.17	36.23	0.04	0.10	0.10	0.12	1272.27	36.33	0.16
ex4	0.36	0.84	0.06	0.10	0.12	0.16	0.46	0.96	0.22
ex5	> 10h	73.46	0.06	0.15	0.12	0.12	> 10h	73.58	0.18
ex6	0.14	0.17	0.05	0.09	0.12	0.11	0.23	0.29	0.16
keyb	1333.09	> 10h	1.28	0.22	0.25	0.26	1333.31	> 10h	1.54
kirkman	1.86	1.29	1.01	0.13	0.23	0.25	1.99	1.52	1.26
lion	0.11	0.10	0.00	0.10	0.09	0.07	0.21	0.19	0.07
lion9	> 10h	55.08	0.05	0.15	0.12	0.12	> 10h	55.20	0.17
mc	0.10	0.12	0.00	0.08	0.11	0.10	0.18	0.23	0.10
opus	1.83	0.63	0.07	0.12	0.12	0.19	1.95	0.75	0.26
planet	69.14	124.86	2.22	0.52	0.76	0.90	69.66	125.62	3.12
planet1	69.14	124.86	2.22	0.52	0.76	0.90	69.66	125.62	3.12
pma	457.81	75.06	21.45	0.28	1.75	1.69	458.09	76.81	23.14
s1488	10032.59	150.03	2.04	0.59	0.65	0.72	10033.18	150.68	2.76
s1494	989.23	1373.26	2.46	0.69	0.52	0.63	989.92	1373.78	3.09
s1	29918.65	7.56	1.68	0.31	0.20	0.17	29918.96	7.76	1.85
s208	> 10h	1.44	0.06	0.09	0.11	0.15	> 10h	1.55	0.21
s27	0.16	0.11	0.01	0.10	0.09	0.09	0.26	0.20	0.10
s298	> 10h	> 10h	48.90	14.84	31.62	9.60	> 10h	> 10h	58.50
s386	295.18	1.35	0.32	0.15	0.15	0.18	295.33	1.50	0.50
s420	> 10h	2.19	0.07	0.14	0.13	0.11	> 10h	2.32	0.18
sse	28.31	1.97	0.37	0.17	0.12	0.11	15.86	2.09	0.48
styr	9.41	22.34	4.83	0.42	0.80	0.94	9.83	18.53	6.42
tav	0.08	0.10	0.02	0.11	0.12	0.09	0.19	0.22	0.11
tbk	> 10h	4.96	3.93	0.36	0.57	0.10	> 10h	5.53	4.03
tma	682.04	223.53	1.32	0.18	0.33	0.10	682.22	223.86	1.42
train11	> 10h	0.41	0.06	0.12	0.12	0.06	> 10h	0.53	0.12
train4	0.13	0.16	0.00	0.11	0.14	0.09	0.24	0.30	0.09

Table 2. Test generation time for each method.

TGT : Test Generation Time FST : Fault Simulation Time

TTGT : Total Test Generation Time = TGT + FST

		FC (%)			FE (%)		Test S	Test Sequence Le ethod1 method2 m		
Circuit	method 1	method 2	method 3	method 1	method 2	method 3	method1	method2	method3	
bbara	96.11	94.27	94.27	98.89	100.00	100.00	798	519	402	
bbsse	98.05	97.16	97.16	100.00	100.00	100.00	507	654	729	
bbtas	98.61	95.24	95.24	100.00	100.00	100.00	276	318	216	
beecount	96.83	97.25	97.25	100.00	100.00	100.00	594	318	267	
cse	100.00	100.00	100.00	100.00	100.00	100.00	1008	1047	1116	
dk14	98.79	97.89	97.89	100.00	100.00	100.00	312	303	273	
dk15	100.00	100.00	100.00	100.00	100.00	100.00	102	81	126	
dk16	99.45	98.83	98.83	100.00	100.00	100.00	1362	1593	885	
dk17	100.00	100.00	100.00	100.00	100.00	100.00	234	204	192	
dk27	95.59	95.59	95.59	100.00	100.00	100.00	81	72	81	
ex1	97.94	98.38	98.38	100.00	100.00	100.00	750	957	810	
ex3	95.79	96.89	96.89	100.00	100.00	100.00	366	381	309	
ex4	98.62	98.46	98.46	100.00	100.00	100.00	330	444	471	
ex5	96.20	95.18	95.18	98.81	100.00	100.00	588	327	315	
ex6	100.00	100.00	100.00	100.00	100.00	100.00	216	165	180	
keyb	98.40	97.24	97.24	100.00	99.71	100.00	1140	1161	1173	
kirkman	100.00	100.00	100.00	100.00	100.00	100.00	1167	1461	1410	
lion	100.00	100.00	100.00	100.00	100.00	100.00	120	120	81	
lion9	95.77	89.81	89.81	98.59	100.00	100.00	408	369	315	
mc	100.00	100.00	100.00	100.00	100.00	100.00	87	87	51	
opus	98.83	97.29	97.29	100.00	100.00	100.00	414	375	510	
planet	99.15	99.01	99.01	100.00	100.00	100.00	2127	2889	3537	
planet1	99.15	99.01	99.01	100.00	100.00	100.00	2127	2889	3537	
pma	99.29	99.31	99.31	100.00	100.00	100.00	1458	4080	3747	
s1488	99.04	98.86	98.86	100.00	100.00	100.00	2784	2862	3003	
s1494	98.90	*98.15	98.39	100.00	100.00	100.00	2676	2091	2640	
s1	97.29	96.33	96.33	100.00	100.00	100.00	1581	888	921	
s208	95.27	94.48	94.48	98.65	100.00	100.00	672	729	546	
s27	90.00	93.68	93.68	100.00	100.00	100.00	111	150	132	
s298	97.44	99.50	99.53	97.64	99.98	100.00	16323	52716	13734	
s386	97.52	95.16	95.16	100.00	100.00	100.00	531	600	441	
s420	95.27	96.45	96.45	98.65	100.00	100.00	702	690	762	
sse	97.12	98.17	98.17	100.00	100.00	100.00	429	786	594	
styr	99.62	99.73	99.73	100.00	100.00	100.00	1914	2514	2685	
tav	100.00	100.00	100.00	100.00	100.00	100.00	81	78	87	
tbk	99.17	100.00	100.00	99.17	100.00	100.00	1419	2292	1590	
tma	98.91	99.21	99.21	100.00	100.00	100.00	669	1080	1089	
train11	98.15	96.74	96.74	99.38	100.00	100.00	384	339	294	
train4	100.00	100.00	100.00	100.00	100.00	100.00	93	138	99	
FC : Faul	t Coverag	e								
FE : Faul	t Efficienc	;y								

Table 3. Fault coverage, fault efficiency and test sequence length for each method.

* : The fault coverage of all the methods is the result of TestGen. However, if the fault simulation which is implemented TestGen is performed for the test sequence obtained by TestGen after the test generation, the fault coverage is different from the result of TestGen. Hence, TestGen might potentially have some bugs.