1995 IEEE VLSI Test Symposium, pp. 344-349, May 1995.

A Scheduling Problem in Test Generation

Tomoo Inoue, Hironori Maeda and Hideo Fujiwara

Graduate School of Information Science
Nara Institute of Science and Technology
8916-5, Takayama, Ikoma, Nara 630-01, Japan

Abstract The order of faults which are targeted for test-pattern generation affects both of the processing time for test generation and the number of test-patterns. This order is referred to as a *test generation schedule*. In this paper, we consider the test generation scheduling problem which minimizes the cost of testing. We analyze the effect of scheduling based on test-pattern generation time and *dominating probability*. Then, we present experimental results on the ISCAS'85 benchmark circuits.

1. Introduction

The cost of testing for logic circuits consists mainly of the cost of test generation and the cost of test application. The cost of test generation means the processing time to generate test-patterns for a given circuit. Several efficient test generation algorithms such as PODEM [1], FAN [2] and SOCRATES [3] are reported for combinational circuits. On the other hand, small test set is important for the reduction of the cost of test application. By applying test compaction algorithms as reported in [4-7] to test generation, small test sets can be obtained. However, since test compaction approaches require extra efforts such as deriving maximal independent fault sets, the total cost of testing is not always reduced.

Many test generation algorithms consist of two processes; test-pattern generation and fault simulation. In the test-pattern generation process, a fault is selected from a *fault list*, referred to as a *target fault*, and a test-pattern is generated for the fault. Then all the detectable faults by the test-pattern are identified in fault simulation process. These two processes are repeated until all detectable faults are identified. Here, the order of target faults selected from the fault list is referred to as the *test generation schedule*. The test generation schedule affects both the processing time for test generation and the test set size (the number of test-patterns), and accordingly there exists an optimal schedule which minimizes the test generation time and/or the test set size.

In this paper, we consider this scheduling problem in test generation for combinational logic circuits. First, we formulate the scheduling problem, and propose a relation called *fault dominance* to estimate the test-pattern generation time and the number of generated test-patterns. Then, we analyze the effect of scheduling based on test-pattern generation time and *dominating probability*. Finally, we present experimental results on the ISCAS'85 [8] benchmark circuits.

2. Formulation of the Scheduling Problem

The flow of our test generation process is illustrated in Figure 1. Let F be a set of faults of a given combinational circuit. Let A be a test-pattern generation algorithm in this process.

First, *Test Generation Scheduler* makes a test generation schedule S for fault set F, i.e., determines an order of target faults in fault set F to be test-generated. *Test-Pattern Generator* generates a completely-specified test-pattern for the target fault selected according to schedule S, by algorithm A. *Fault Simulator* identifies all the faults that are detected by the test-pattern. Test-pattern generation and fault simulation are both repeated until all detectable faults in F are identified. In this process the number of test-patterns and the processing time for test generation depend on schedule S as well as on test-pattern generation algorithm A. Hence, we can consider two optimal scheduling problems; one is to minimize the test generation time, and the other is to minimize the number of test-patterns for fault set F with algorithm A.

However, to simplify the analysis, we focus only on the processing time for test-pattern generation (denoted by *TPG time*) and the number of generated test-patterns hereafter. Let $T_A(S)$ be the total TPG time by schedule S with algorithm A. Let $L_A(S)$ be the total number of test-patterns by schedule S with algorithm A. One of the optimal scheduling problems is to find an optimal scheduling S_{Topt} which minimizes the total TPG time for fault set F with algorithm A:

$$T_A(S_{Topt}) = \min_S \{T_A(S)\} ,$$

and the other is to find an optimal scheduling S_{Lopt} which minimizes the total number of test-patterns for fault set F with algorithm A:

$$L_A(S_{Lopt}) = \min_S \{L_A(S)\} .$$

Note that test-patterns generated by algorithm A are completely-specified, i.e., generated test-patterns by

0-8186-7000-2/95 $04.00 © 1995 IEEE

Proceedings of the 13th IEEE VLSI Test Symposium (VTS '95)
0-8186-7000-2/95 $10.00 © 1995 IEEE



Figure 1. Flow of test generation

algorithm A include no don't-care value. Hence, we can define *fault dominance* as follows.

Fault Dominance: If the test-pattern for a fault f_i generated under an algorithm A detects another fault f_j, then fault f_i *dominates* fault f_j under algorithm A.

Unless otherwise noted, from now on we will omit the notation of algorithm A for simplicity.

Next we shall consider the probability that a test-pattern for a fault is generated. Let N be the total number of faults. Suppose that a test generation schedule $S=<f_1,f_2,\ldots,f_N>$. Let d_{ij} be the probability that fault f_i dominates fault f_j. Let g_i be the probability that a test-pattern for the i-th fault f_i in schedule S is generated. Then, the probability that a test-pattern for the first fault f_1 is 1, i.e., $g_1 = 1$. The second fault f_2 is dominated by f_1 in probability d_{12}. The probability that a test-pattern for f_2 is generated is the probability that f_2 is not dominated by f_1. Hence, $g_2 = (1 - d_{12})$. Similarly, f_1 and f_2 dominate the third fault f_3 in probability d_{13} and in probability d_{23}, respectively. The probability that a test-pattern for fault f_3 is generated is the probability that f_3 is dominated neither by f_1 nor by f_2 for which a test-pattern is generated in probability g_2. Hence $g_3 = (1 - d_{13})(1 - g_2 d_{23})$. In this way, we can express the probability that a test-pattern for the i-th fault is generated can be expressed as

$$\begin{cases} g_1 = 1 \\ g_i = \prod_{k=1}^{i-1} \left(1 - g_k d_{ki}\right) \qquad (2 \le i \le N) \end{cases} \tag{1}$$

Note that the probability d_{ij} that fault f_i dominates fault f_j depends on the dominated fault f_j, i.e., $d_{ij} \neq d_{ik}$ if $j \neq k$ in general. However, here we consider the case that the probability is independent of any dominated fault, i.e., $d_{ij} = d_i$ for all j, and define the *dominating probability* as follows.

Dominating probability: Let the dominating probability d_i of a fault f_i be the average of the probabilities d_{ij} for all j, i.e.,

$$d_i = \frac{1}{N} \sum_{j=1}^{N} d_{ij} .$$

By substituting d_k for d_{kj} in Equation (1), we have

$$\begin{cases} g_1 = 1 \\ g_i = \prod_{k=1}^{i-1} \left(1 - g_k d_k\right) \\ \quad = g_{i-1}\left(1 - g_{i-1} d_{i-1}\right) \qquad (2 \le i \le N) \end{cases} \tag{2}$$

Note that if $0 < d_{ij} \le 1$, then

$$g_i > g_{i+1} \quad \text{for } 1 \le i \le N-1 . \tag{3}$$

The total number of test-patterns obtained by schedule S is

$$L(S) = \sum_{S} g_i . \tag{4}$$

and the total TPG time by schedule S is

$$T(S) = \sum_{S} t_i g_i . \tag{5}$$

Therefore, if we can predict fault characteristics such as dominating probability and TPG time for each fault *a priori*, we can estimate both of the total number of test-patterns and the total TPG time obtained by test generation scheduling based on these characteristics. In the next section, we shall analyze the effect of the test generation scheduling based on dominating probability and TPG time provided that these two characteristics are given *a priori*.

3. Analysis of the Effect of Scheduling

3.1 Scheduling Based on TPG Time

First, we consider a scheduling based on the TPG time for each fault. Here we assume that dominating probabilities for all faults f_i are equal, i.e., $d_i = d$. Then, from Equation (2), the probability g_i that a test-pattern for the i-th fault f_i is generated can be expressed as:

$$\begin{cases} g_1 = 1 \\ g_i = g_{i-1}\left(1 - g_{i-1} d\right) \qquad (2 \le i \le N) \end{cases}$$

Let S_h be a schedule or an order of faults. Let t_i be the TPG time for the i-th fault in order S_h. Suppose an arbitrary pair of adjacent faults (f_n, f_{n+1}) in order S_h such that $t_n > t_{n+1}$. Note that $1 \le n \le N-1$. Let $t_h = t_n$ and $t_e = t_{n+1}$. Let g_i be the probability that a test-pattern for the i-th fault in order S_h is generated. From Equation (4) the total number of test-patterns obtained by schedule S_h is given by

$$L(S_h) = \sum_{S_h} g_i .$$

Proceedings of the 13th IEEE VLSI Test Symposium (VTS '95)
0-8186-7000-2/95 $10.00 © 1995 IEEE

From Equation (5) the total TPG time is given by

$$T(S_h) = \sum_{S_h} t_i g_i \quad . \tag{6}$$

Let S_e be the order obtained by exchanging the n-th and the (n+1)-th faults in order S_h. Let t'_i be the TPG time for the i-th fault in order S_e. That is,

$$\begin{cases} t'_n = t_e,\ t'_{n+1} = t_h \\ t'_i = t_i \qquad (i \neq n, n+1) \end{cases} \tag{7}$$

Let g'_i be the probability that a test-pattern for the i-th fault in order S_e is generated. From Equation (4) the total number of test-patterns obtained by schedule S_e is given by

$$L(S_e) = \sum_{S_e} g'_i \quad .$$

From Equation (5) the total TPG time is given by

$$T(S_e) = \sum_{S_e} t'_i g'_i \quad . \tag{8}$$

Since $d_i = d$ for all i, $g_i = g'_i$ for all i. Hence,

$$L(S_e) = L(S_h) \quad .$$

From this equation we can easily see that any scheduling based on TPG time derives the same number of test-patterns provided that dominating probabilities for all faults are equal.

From Equations (6), (7) and (8), the difference between these two total TPG time can be expressed as

$$T(S_h) - T(S_e) = (t_h - t_e)(g_n - g_{n+1}) \quad .$$

Since $t_h > t_e$ and $g_n > g_{n+1}$ (from Inequality (3)),

$$T(S_h) - T(S_e) > 0 \quad .$$

This inequality means that when the TPG time for a fault is larger than that for the next fault in an order or a test generation schedule, the total TPG time can be reduced by exchanging these two faults. Hence, the ascending order of TPG time can be obtained by repeating this exchange until no exchange can be applied, and this order minimizes TPG time. Therefore, we have the following theorem.

Theorem 1: The scheduling according to the ascending order of TPG time minimizes the total TPG time provided that dominating probabilities for all faults are equal.

3.2 Scheduling Based on Dominating Probability

Next, we consider a scheduling based on dominating probability of each fault. Here we assume that TPG times for all faults f_i are equal, i.e., $t_i = t$. Then, from Equations (4) and (5) the total TPG time by a schedule S can be expressed as

$$T(S) = \sum_{S} t g_i = t\, L(S)$$

Let S_f be an order of faults. Let d_i be the dominating probability of the i-th fault in order S_f. Suppose an arbitrary pair of adjacent faults (f_n, f_{n+1}) in order S_f such that $d_n < d_{n+1}$. Note that $1 \leq n \leq N-1$. Let $d_f = d_n$ and $d_m = d_{n+1}$. Let g_i be the probability that a test-pattern for the i-th fault in order S_f is generated. From Equation (2) we have

$$g_{n+1} = g_n (1 - g_n d_f) \quad , \tag{9}$$

and

$$g_{n+2} = g_{n+1} (1 - g_{n+1} d_m) \quad .$$

Thus the total number of test-patterns generated in order S_f can be expressed from Equation (4) as

$$L(S_f) = \sum_{S_f} g_i \quad . \tag{10}$$

Let S_m be the order obtained by exchanging the n-th and the (n+1)-th faults in order S_f. Let d'_i be the dominating probability of the i-th fault in order S_m. That is,

$$\begin{cases} d'_n = d_m,\ d'_{n+1} = d_f \\ d'_i = d_i \qquad (i \neq n, n+1) \end{cases} \tag{11}$$

Let g'_i be the probability that a test-pattern for the i-th fault in order S_m is generated. From Equation (2) we have

$$g'_{n+1} = g'_n (1 - g'_n d_m) \quad , \tag{12}$$

and

$$g'_{n+2} = g'_{n+1} (1 - g'_{n+1} d_f) \quad .$$

Thus the total number of test-patterns generated in order S_m can be expressed from Equation (4) as

$$L(S_m) = \sum_{S_m} g'_i \quad . \tag{13}$$

From Equations (10) and (13) the difference between $L(S_f)$ and $L(S_m)$ can be expressed as

$$L(S_f) - L(S_m) = \sum_{i=1}^{n} (g_i - g'_i) + (g_{n+1} - g'_{n+1}) + (g_{n+2} - g'_{n+2}) + \sum_{i=n+3}^{N} (g_i - g'_i) \quad .$$

Since $d_i = d'_i$ for $i \leq n-1$ (Equation (11)), from Equation (2) we have

$$g_i = g'_i \quad \text{for } i \leq n \,. \tag{14}$$

Hence,

$$\sum_{i=1}^{n} (g_i - g'_i) = 0 \quad .$$

From Equations (9), (12) and (14) and $d_f < d_m$, we have

$$g_{n+1} - g'_{n+1} = g_n^2 (d_m - d_f) > 0 \quad .$$

In the same way as the above inequality we have

Proceedings of the 13th IEEE VLSI Test Symposium (VTS '95)
0-8186-7000-2/95 $10.00 © 1995 IEEE

$$g_{n+2} - g'_{n+2} = g_n^4 d_f d_m (d_m - d_f) > 0 \quad (15)$$

On the other hand, the difference between the probability that a test-pattern for the i-th fault is generated in order S_f and that in order S_m can be expressed from Equation (2) as

$$g_i - g'_i = (g_{i-1} - g'_{i-1})(1 - (g_{i-1} + g'_{i-1}) d_{i-1}) \quad (16)$$

If we assume that $d_i < 1/2$ for all i, which is reasonable, then we have

$$g_{i-1} + g'_{i-1} < 1 \quad (17)$$

in Equation (16). Hence, from Equation (16) and Inequalities (15) and (17), we have

$$g_{i-1} - g'_{i-1} > 0 \quad \text{for } n+3 \le i \le N.$$

Therefore,

$$\sum_{i=n+3}^{N} (g_i - g'_i) > 0 .$$

Thus we have

$$L(S_f) - L(S_m) > 0 , \quad (18)$$

and accordingly

$$T(S_f) - T(S_m) > 0 . \quad (19)$$

Inequalities (18) and (19) mean that when the dominating probability of a fault is smaller than that of the next fault in an order, the total TPG time as well as the total number of test-patterns can be reduced by exchanging these two faults. Hence, the descending order of dominating probability can be obtained by repeating this exchange until no exchange can be applied, and this order minimizes both of the total TPG time and the total number of test-patterns. Therefore, we have the following theorem.

Theorem 2: The scheduling according to the descending order of dominating probability minimizes both of the total TPG time and the total number of test-patterns provided that TPG times for all faults are equal.

3.3 Scheduling Based on TPG Time and Dominating Probability

Until now, we considered a scheduling based on either TPG time or dominating probability. Here we consider a scheduling based on both of TPG time and dominating probability.

Let S_a be an order of faults. Let d_i be the dominating probability of the i-th fault in order S_a. Let t_i be the TPG time for the i-th fault in order S_a. Suppose an arbitrary pair of adjacent faults (f_n, f_{n+1}) in order S_a such that $d_n > d_{n+1}$. Note that $1 \le n \le N-1$. Let g_i be the probability that a test-pattern for the i-th fault in order S_a is generated.

Let S_b be the order obtained by exchanging the n-th and the $(n+1)$-th faults in order S_a. Let d'_i be the dominating probability of the i-th fault in order S_b. Let t'_i be the TPG time for the i-th fault in order S_b. That is,

$$\begin{cases} d'_n = d_{n+1},\ t'_n = t_{n+1}, & d'_{n+1} = d_n,\ t'_{n+1} = t_n \\ d'_i = d_i,\ t'_i = t_i & (i \ne n, n+1) \end{cases} \quad (20)$$

Let g'_i be the probability that a test-pattern for the i-th fault in order S_b is generated.

First, let us consider the total number of test-patterns. From Equation (4) we have

$$L(S_a) = \sum_{i=1}^{N} g_i ,\ L(S_b) = \sum_{i=1}^{N} g'_i .$$

In the same way as the analysis in the previous subsection 3.2, we have $g_i = g'_i$ for $i \le n$, $g_i < g'_i$ for $n \le i \le N$. Hence, the difference between the total number of test-patterns by order S_a and that by order S_b is expressed as

$$L(S_a) - L(S_b) < 0 .$$

In this way, the total number of test-patterns is derived only from the dominating probabilities of all faults independently of TPG time for any fault. Therefore, we have the following theorem.

Theorem 3: The scheduling according to the descending order of dominating probability minimizes the total number of test-patterns.

Next, let us consider the total TPG time. From Equation (5) we have

$$T(S_a) = \sum_{i=1}^{N} t_i g_i ,\ T(S_b) = \sum_{i=1}^{N} t'_i g'_i .$$

From Equation (2) we have

$$g_{n+1} = g_n (1 - g_n d_n) .$$

Since $g_i = g'_i$ for $i \le n$, from Equation (20) we have

$$g'_{n+1} = g'_n (1 - g'_n d'_n) = g_n (1 - g_n d_{n+1}) .$$

Thus the difference between the total TPG time by order S_a and that by order S_b is

$$T(S_a) - T(S_b) = g_n^2 (t_n d_{n+1} - t_{n+1} d_n) + \sum_{i=n+2}^{N} t_i (g_i - g'_i) . \quad (21)$$

Since $g_i < g'_i$ for $n \le i \le N$, we have

$$\sum_{i=n+2}^{N} t_i (g_i - g'_i) < 0 .$$

Hence, if

$$\frac{t_n}{t_{n+1}} \le \frac{d_n}{d_{n+1}} ,$$

then

Proceedings of the 13th IEEE VLSI Test Symposium (VTS '95)
0-8186-7000-2/95 $10.00 © 1995 IEEE

$$T(S_a) - T(S_b) < 0$$

Therefore, we have the following theorem.

Theorem 4: The scheduling according to the descending order of dominating probability minimizes the total TPG time provided that

$$\frac{t_i}{t_j} \le \frac{d_i}{d_j}$$

for any pair of faults (f_i, f_j) such that $d_i > d_j$ and $t_i > t_j$.

As shown by Theorem 4, the total TPG time is not always minimized by the scheduling according to the descending order of dominating probability. However, since $d_n > d_{n+1}$ in Equation (21), if $t_n \le t_{n+1}$, then

$$T(S_a) - T(S_b) < 0$$

Further, as shown by Theorem 3, the total number of test-patterns is always minimized by the scheduling according to the descending order of dominating probability. Hence, we can consider that the scheduling according to the descending order of dominating probability prior to the ascending order of TPG time for each fault would be effective in reducing both of the total TPG time and the total number of test-patterns.

4. Experimental Results

We made experiments of test generation scheduling based on TPG time and dominating probability using the ISCAS'85 benchmark circuits [8] on a DECstation 5000/25. The FAN algorithm [2] was used as a test-pattern generator.

In order to obtain accurate fault characteristics for test generation such as TPG time and dominating probability, we computed the CPU time of test-pattern generation for each fault and the number of faults dominated by each fault on the benchmark circuits by using FAN. Note that the number of faults dominated by a fault over the total number of faults denotes the dominating probability of the fault in the above-mentioned analysis. Table 1 shows the computational results for the benchmark circuits.

Based on the above computed characteristics of faults, the following test generation schedules were implemented.

(*EF*) Ascending order of CPU time, called an *Easy Fault first* scheduling.

(*HF*) Descending order of CPU time, called a *Hard Fault first* scheduling.

(*DM*) Descending order of the number of dominated faults, called a *Dominating-Many fault first* scheduling.

(*DF*) Ascending order of the number of dominated faults, called a *Dominating-Few fault first* scheduling.

(*DE*) *DM* prior to *EF*: *DM* is applied first. For the faults that tie in *DM*, i.e., dominate the same number of faults, *EF* is applied.

(*ED*) *EF* prior to *DM*: EF is applied first. For the faults that tie in *EF*, i.e., require the same CPU time, *DM* is applied.

Table 2 and Figure 2 show the total processing time (including fault simulation time) and the number of generated test-patterns for each scheduling method. From these results we can see that the *EF* and *DM* schedulings can reduce the total processing time for the most circuits compared with the *HF* and *DF* schedulings, that both the total processing time and the number of test-patterns by the *DM* scheduling are smaller than those by the *DF* scheduling for all the circuits except c6288. These results coincide with our analytical results. On the other hand, we can see that the total number of test-patterns by the *EF* scheduling is larger than that by the *HF* scheduling for all the circuits except c6288. This is because dominating probability might not be independent of TPG time. The experimental result for c6288 is exceptional. In c6288 dominating-many faults might be easy-to-test, and faults dominated by dominating-many faults would overlap one another. Further, dominating-few faults might be hard-to-test, and faults dominated by dominating-few faults would be different from one another. In this way, the scheduling based only on the dominating probability is not effective for such circuits as c6288.

In the previous section, we considered the dominating probability, which is the probability that a faults dominates other faults. On the other hand, we can also consider the *dominated probability* which refers to the probability that a fault is dominated by the other faults. Note that the dominated probability of a fault f_i is given by the number of faults that dominate fault f_i over the total number of faults. We computed the number of faults that dominate a fault for each fault by using FAN. Table 1 shows the computational results for the benchmark circuits. In Table 1, the number of faults that dominate a fault is denoted by the number of dominating faults.

Table 2 and figure 2 show the experimental results of the scheduling based on the number of dominating faults. *DBF* means the scheduling according to the ascending order of the number of dominating faults, which is called the *Dominated-By-Few fault first* scheduling, and *DBM* means the scheduling according to the descending order of the number of dominating faults, which is called the *Dominated-By-Many fault first* scheduling. From these results we can see that both the total CPU time and the total number of



Figure 2. Experimental results for c7552

Proceedings of the 13th IEEE VLSI Test Symposium (VTS '95)
0-8186-7000-2/95 $10.00 © 1995 IEEE

test-patterns by the *DBF* scheduling are smaller than those by the *DBM* scheduling for all circuits without exception. Furthermore, we can see that the *DBF* scheduling is the most effective to reduce both of the total CPU time and the total number of test-patterns simultaneously for all circuits of all the schedulings. This is because the standard deviation of the number of dominating faults is large as compared with that of the number of dominated faults for all circuits.

5. Conclusions and Future Work

In this paper, we considered a scheduling problem in test generation for combinational logic circuits. We analyzed the effect of the scheduling based on *dominating probability* and *test-pattern generation time* for each fault, and presented experimental results on ISCAS'85 benchmark circuits. Analytical and experimental results show that the schedulings based on test-pattern generation time, dominating probability and dominated probability are effective in reducing the cost of testing. One of the remaining problems is how to obtain these measures without consuming much time before test-pattern generation.

References

[1] P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits," *IEEE Trans. Comput.*, vol. C-30, No.3, pp. 215-222, Mar. 1981.

[2] H. Fujiwara and T. Shimono, "On the acceleration of test pattern generation algorithms," *IEEE Trans. Comput.*, vol. C-32, No.12, pp. 1137-1144, Dec. 1983.

[3] M. H. Schulz and E. Auth, "Improved deterministic test pattern generation with applications to redundancy identification," *IEEE Trans. Computer-Aided Design*, vol. 8, No. 7, pp. 811-816, July 1989.

[4] S. B. Akers and C. Joseph, "On the role of independent fault sets in the generation of minimal test sets," *Proc. Int. Test Conf.*, pp. 1100-1107, 1987.

[5] I. Pomeranz, L. N. Reddy and S. M. Reddy, "COMPACTEST: A method to generate compact test sets for combinational circuits," *Proc. Int. Test Conf.*, pp. 194-203, 1991.

[6] G. J. Tromp, "Minimal test sets for combinational circuits," *Proc. Int. Test Conf.*, pp. 204-209, 1991.

[7] S. Kajihara, I. Pomeranz, K. Kinoshita, and S.M. Reddy, "Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits," *Proc. 30th ACM/IEEE Design Automation Conf.*, pp. 102-106, 1993.

[8] F. Brglez and H. Fujiwara, "A neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN," *Proc. IEEE Int. Symp. Circuits and Systems*, June 1985.

[9] P. Agrawal, V.D. Agrawal and Joan Villoldo, "Test pattern generation for sequential circuits on a network of workstations," *Proc. 2nd Int. Symp. High Performance Distributed Computing*, pp. 114-120, July 1993.

Table 1. Fault characteristics in the ISCAS'85 benchmark circuits

circuit	# of faults	TPG time [ms]				# of dominated faults				# of dominating fault			
		min.	max.	mean	s.d. *	min.	max.	mean.	s.d.*	min.	max.	mean.	s.d.*
c880	942	1.6	9.4	4.63	1.39	101	244	133.2	29.0	1	939	133.2	245.9
c1355	1574	5.5	86.7	19.37	7.58	0	464	324.4	108.4	0	1556	324.4	398.8
c1908	1879	3.5	316.0	19.37	15.85	0	559	445.7	62.1	0	1853	445.7	552.2
c2670	2747	4.7	150.4	16.44	14.49	0	621	436.1	108.3	0	2620	436.1	812.1
c3540	3428	5.5	451.9	33.43	22.78	0	619	400.2	123.6	0	3199	400.2	593.2
c5315	5350	9.0	92.6	22.39	9.27	0	974	718.4	179.4	0	5290	718.4	1368.7
c6288	7744	10.5	693.3	122.8	63.7	0	3861	1439.6	924.7	0	2912	1439.6	1323.8
c7552	7550	12.9	400.4	45.81	26.85	0	1705	1148.3	236.1	0	7294	1148.3	1844.4

* standard deviation

Table 2. Experimental results

	Total processing time (sec)								Number of test-petterns							
	EF	HF	DM	DF	DE	ED	DBF	DBM	EF	HF	DM	DF	DE	ED	DBF	DBM
c880	1.14	1.07	0.92	0.99	1.00	1.12	1.10	1.13	82	71	66	67	70	82	69	84
c1355	6.46	5.30	4.81	7.85	4.80	6.39	4.56	5.88	123	115	106	151	106	122	100	126
c1908	11.4	10.9	9.23	14.5	9.26	10.7	9.73	10.1	204	149	139	199	138	205	167	179
c2670	13.2	14.1	12.5	14.2	12.3	13.6	11.8	13.7	171	150	146	165	142	181	86	170
c3540	17.0	21.5	18.2	23.5	18.0	18.0	16.4	19.9	204	191	192	222	194	220	161	237
c5315	18.7	17.9	16.4	22.1	17.4	17.1	14.9	18.1	185	169	162	186	168	183	153	193
c6288	47.9	120.2	61.2	616.9	61.3	49.6	47.4	98.0	36	73	106	32	114	36	43	61
c7552	53.1	69.5	48.3	75.4	49.9	51.0	42.8	53.6	320	263	284	312	278	315	234	324

Proceedings of the 13th IEEE VLSI Test Symposium (VTS '95)
0-8186-7000-2/95 $10.00 © 1995 IEEE