

テスト生成アルゴリズムとベンチマークの歴史 ～ 半世紀の歩み ～

藤原 秀雄

奈良先端科学技術大学院大学 情報科学研究科 〒630-0192 生駒市高山町 8916-5

あらまし R. D. Eldred がテスト生成に関する世界で最初の論文を 1959 年の Journal of ACM に発表してからちょうど半世紀が過ぎました。その間、数多くの優れたテスト生成アルゴリズムが研究開発され、今日の半導体産業を支える多くの優れた ATPG ツールに至っています。本講演では、テスト生成アルゴリズムの歴史を振り返り、個性豊かなアルゴリズムが次々と研究開発されて来た半世紀の歩みを紹介します。また、それらの活発な研究の起爆剤となった ISCAS85, ISCAS89, ITC99 のベンチマークがどのように作られ、多くの研究者に役立って来たか、その歴史についても紹介します。

History of Test Generation Algorithms and Benchmarks – Half a Century of the Progress –

Hideo FUJIWARA

Graduate School of Information Science, Nara Institute of Science and Technology
8916-5 Takayama, Ikoma, Nara, 630-0192 Japan

Abstract Half a century has passed since R. D. Eldred published the first paper on test generation in Journal of ACM in 1959. Until now, many excellent algorithms for test generation have been reported and they have come to many excellent ATPG tools supporting today's semiconductor industries. In this talk, looking back on the long history of test generation algorithms, we introduce those excellent and unique ATPG algorithms that appeared and contributed in the progress of half a century. We also introduce the history of benchmarks of ISCAS85, ISCAS89, and ITC99 that became the trigger of those active and animated research and development.

History of Test Generation Algorithms and Benchmarks: Half a Century of the Progress

Hideo Fujiwara

Nara Institute of Science and Technology



1

Outline

- ◆ My Personal History
- ◆ History of Test Generation Algorithms
- ◆ Digression: FAN and Non-Scan
- ◆ History of Benchmarks




2



Outline



- ◆ My Personal History
- ◆ History of Test Generation Algorithms
- ◆ Digression: FAN and Non-Scan
- ◆ History of Benchmarks







3




















Outline

- ◆ My Personal History
- ◆ History of Test Generation Algorithms
- ◆ Digression: FAN and Non-Scan
- ◆ History of Benchmarks







Outline

- ◆ My Personal History
- ◆ History of Test Generation Algorithms
- ◆ Digression: FAN and Non-Scan
- ◆ History of Benchmarks

21



The basis is necessary for development



- For a tree to grow larger, its root must grow bigger and deeper into the ground.
- Similarly, for test technologies (leaves) to develop, substantial results of the fundamental research (root) are necessary.
- The more enriched the fundamental research results become, the more enriched the practical research results become.

22

Fundamental problems of testing




What are the fundamentals of testing?

I had the opportunity to ask myself the same question 28 years ago when I was requested to write a book from MIT Press.

23


Fundamental problems of testing




So, I decided to write a book with the following title.

Hideo Fujiwara, *Logic Testing and Design for Testability*,
The MIT Press, 1985

24



roble



So, I decided to write a book with the following title.

Hideo Fujiwara, *Logic Testing and Design for Testability*,
The MIT Press, 1985

25

From my experience,
Theoretical / basic research can contribute to practical research

For test generation (30's at Osaka Univ.)

Polynomial Time
Class ???



Complexity analysis for test generation



FAN algorithm



Efficient test generation algorithm

For design-for-testability (50's at NAIST)

Acyclic
testability???



Classification of sequential circuits



Non-scan DFT



Optimal design-for-testability

26

Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]

- *Fault detection* (FD): Is a given single stuck-at fault detectable?
 - kM-FD: Fault detection problem for k-level monotone circuits
 - kU-FD: Fault detection problem for k-level unate circuits

- *Theorem 1* :
 - 3M-FD is NP-complete.
 - Hence,
 - 3U-FD and FD are NP-complete.





Figure 4.1
A 3-level monotone circuit Q_1 .

27

Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]

- A combinational circuit C is said to be *k-bounded* if there exists a partition $\Pi = \{B_1, B_2, \dots, B_r\}$ such that
 - (1) the number of inputs of each block B_i is at most k , and
 - (2) graph G_Π has no cycle.



28

Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]

- *Theorem 2:* Let C be a k -bounded circuit. Then there is an algorithm of time complexity $O(16^k m)$ to find a test for a single stuck-at fault in C , where m is the number of lines in C .




Figure 4.3
Ripple-carry adder

3-bounded circuit





Figure 4.4
Gate-minimum p -bit adder

6-bounded circuit

29

Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]



In the proof of this theorem, we showed a test generation algorithm that assigns 4 values, 0, 1, D, and D', at each fanout-point.

This algorithm became the basis for the later FAN algorithm.


- k-FL-FD: Fault List Fault Detection
- k-FPB-FD: Fault Propagation Bounded

- *Theorem 3 :*
k-FL-FD is NP-complete if $k > 2$.
k-FPB-FD is solvable in $O(4^k m)$ where m is the number of lines in C .


30

Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]



k-fanout-limited



k-fanout-point-bounded


- Observation:
 - k-FL-FD is NP-complete even if k is a constant.
 - k-FPB-FD is solvable in $O(m)$ if k is a constant.
- The complexity of test generation is affected **not** by the number of fanout branches from a fanout point **but** by the number of fanout points.

31


Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]

The algorithm shown in the theorem became the basis for the later FAN algorithm.



Complexity analysis for test generation



Efficient test generation algorithm


32

Heuristics of the FAN algorithm

[Fujiwara, et al, IEEE Trans. Comp., 1983]


- Strategy 1: In each step of the algorithm, determine as many signal values as possible that can be *uniquely implied*.
- Strategy 2: Assign a fault signal D or D' that is *uniquely determined* or implied by the fault in question.
- Strategy 3: When the D-frontier consists of a single gate, apply a *unique sensitization*.
- Strategy 4: Stop the backtrace at a *head line*, and postpone the line justification for the head line to later.
- Strategy 5: *Multiple backtracing* (concurrent backtracing of more than one path) is more efficient than backtracing along a single path.

33



Heuristics of the FAN algorithm


- Strategy 1: possible that
- Strategy 2: fault in ques
- Strategy 3: sensitization.
- Strategy 4: Stop the backtrace at a *head line*, and postpone the line justification for the head line to later.



(a) Illustrative circuit

3]
values as
implied by the
ue

35




(b) PODEM

(c) Backtracking at head lines

Heuristics of the FAN algorithm

- Strategy 5: Multiple backtracing (concurrent backtracing of more than one path) is more efficient than backtracing along a single path.



This can reduce computation of backtrace as well as backtracks

[IEEE Trans. Comp., 1983]
by signal values as
etermined or implied by the
ply a unique
the line justification for

36

Heuristics of the FAN algorithm


[Fujiwara, et al, IEEE Trans. Comp., 1983]

- Strategy 1: In each step of the algorithm, determine as many signal values as possible that can be *uniquely implied*.
- Strategy 2: *PODEM* assigns a binary value only to *primary inputs*. So, backtracks occur at primary inputs.
- Strategy 3: *FAN* assigns a binary value only to *head lines* and *fanout points*. So, backtracks occur at headlines and fanout points.
- Strategy 4: This is effective to reduce the number of *backtracks*.
- Strategy 5: ...
- Strategy 6: In the multiple backtrace, if an objective at a fanout point *p* has a contradictory requirement, stop the backtrace so as to *assign a binary value to the fanout point*.


37

From my experience, Theoretical / basic research can contribute to practical research

For test generation (30's at Osaka Univ.)



Next is as for design-for-testability (50's at NAIST)




38

Classification of sequential circuits

Combinational test generation complexity

Theoretically,




CTG is NP-hard.

CTG = Combinational Test
Generation Problem

39

Empirically,



CTG seems to be solved in time $O(n^r)$
for some constant r .

[Goel 1980], [Prasad 1999]



Classification of sequential circuits

τ^k notation

[Fujiwara, IEEE Trans. Comp., 2000]

[Fujiwara, et al, IEEE Trans. CAD, 2008]

- Introduced τ^k notation to clarify the time complexity for the test generation problem.



- Classified sequential circuits based on τ^k notation .

40

Classification of sequential circuits

Test generation complexity [Fujiwara, IEEE TCAD, 2008]

- Let
 - P_C : combinational test generation problem.
 - P_S : sequential test generation problem.
 - P_α : class α test generation problem.
- Let $T_C(n)$, $T_S(n)$ and $T_\alpha(n)$ be the *time complexity* of P_C , P_S and P_α respectively.
- We **assume** that $T_C(n) = \Theta(n^r)$ for some constant r larger than 2.
- **Combinational test generation complexity:** $\tau(n) = T_C(n)$

41

Classification of sequential circuits


τ^k -equivalent and τ^k -bounded [Fujiwara, IEEE TCAD, 2008]

- A class α is *τ^k -equivalent* if $T_\alpha(n) = \Theta(\tau^k(n))$
and *τ^k -bounded* if $T_\alpha(n) = O(\tau^k(n))$
where k is a positive integer.
- A class of circuits with **combinational test generation complexity**
is **τ -equivalent**

42

Classification of sequential circuits

Class of acyclic test generation complexity



43

Classification of sequential circuits

Design for acyclic testability

- Introduced two classes of acyclically-testable circuits
 - **Thru-testable** circuits (at gate level)
[C.Y.Ooi, H.Fujiwara, ICCD 2006]
 - **Linear-depth time-bounded** circuits (at RTL)
[H.Iwata, T.Yoneda, H.Fujiwara, DAC 2007]
- Proposed Non-Scan type DFT for acyclic testability
 - Non-scan
 - **At-speed** test
 - **100%** fault efficiency
 - **Hardware overhead** is **lower** than Full Scan
 - **Test application time** is much **shorter** than Full Scan


44

Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

- Linear-depth time-bounded RTL circuits

Circuit Characteristics




45

Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

- Linear-depth time-bounded RTL circuits

Hardware Overhead




46

Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

- Linear-depth time-bounded

Full scan & Proposed Non-Scan can achieve almost 100% fault efficiency



For large original circuits, high fault efficiency cannot be obtained

47


Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

For original circuits, test generation is very time-consuming, even for low fault efficiency

Test Generation Time [sec]

For full scan & proposed non-scan, test generation is very fast



Circuits	Test Generation Time [sec]		
	Original	Full Scan	Proposed Non Scan
GCD	3,070.07	0.27	1.72
LWF	85.45	0.17	1.01
JWF	2,873.34	0.88	5.91
Paulin	4,290.51	0.53	8.07
RISC	156,808.67	98,870.71	166.88
MPEG	195,260.82	55.72	1,208.90


48

Design for acyclic testability

- Linear-depth ... KTL ch

Test application time is very long for full scan

Test application time for full scan is **284 times** longer than proposed non-scan for **RISC**, and **54 times** longer for **MPEG**



Circuits	Test Application Time [clock]		
	Original	Full Scan	Proposed Non Scan
GCD	421	4,232	588
LWF	392	2,904	108
JWF	412	20,975	675
Paulin	201	6,147	798
RISC	6,928	1,233,859	4,345
MPEG	148	462,942	8,515

49

From my experience,

We showed some examples that theoretical / basic research can contribute to practical research

For test generation (30's at Osaka Univ.)

Polynomial Time Class ???



Complexity analysis for test generation



FAN algorithm



Efficient test generation algorithm

Next is as for design-for-testability (50's at NAIST)

Acyclic testability???



Classification of sequential circuits



Non-scan DFT



Optimal design-for-testability

50

Outline

- ◆ My Personal History
- ◆ History of Test Generation Algorithms
- ◆ Digression: FAN and Non-Scan
- ◆ History of Benchmarks

51



History of Benchmarks

1983 (37 years old)	FAN algorithm	FTCS-13@Milano
1984 (38 years old)	Sabbatical	McGill Univ.@Montreal
1985 (39 years old)	ISCAS'85 benchmarks	ISCAS'85@Kyoto
1988 (42 years old)	Lunch Meeting	ITC'88@Washington D.C.
1989 (43 years old)	ISCAS'89 benchmarks	ISCAS'89@Portland,Oregon
1998 (52 years old)	The Last Byte	H.Fujiwara@IEEE_Design&Test
1999 (53 years old)	ITC'99 benchmarks	ITC'99@Atlantic City, NJ
2010 (64 years old)	The Last Byte	R.Aitken@IEEE_Design&Test

History of Benchmarks


1983 (37 years old)	FAN algorithm	FTCS-13@Milano
1984 (38 years old)	Sabbatical	McGill Univ.@Montreal
1985 (39 years old)	ISCAS'85	ISCAS'85@Portland, Oregon
1988 (42 years old)	Lunch	McGill Univ.@Montreal
1989 (43 years old)	ISCAS'89 benchmarks	ISCAS'89@Portland, Oregon
1998 (52 years old)	The Last Byte	H.Fujiwara@IEEE_Design&Test
1999 (53 years old)	ITC'99 benchmarks	ITC'99@Atlantic City, NJ
2010 (64 years old)	The Last Byte	R.Aitken@IEEE_Design&Test

Presentation of FAN algorithm raised the necessity of benchmarks for ATPG

FTCS-13

13th International Symposium on Fault-Tolerant Computing

June 28-30, 1983 Palazzo Ex-Stelline, Milano, Italy



ON THE ACCELERATION OF TEST GENERATION ALGORITHMS

Hideo Fujiwara and Takeshi Shimono

Department of Electronic Engineering
Osaka University
2-1, Yamada-Oka, Suita
Osaka, 565 JAPAN

An algorithm for test generation that reduces the number of backtracks and shortens the processing time between backtracks. In this paper we present a new algorithm for generating tests called FAN (FANOut-oriented test generation algorithm). FAN is a complete algorithm in that it will generate a test if one exists. Experimental results on large combinational circuits of up to 3000 gates demonstrate that the FAN algorithm is faster than the PODEM algorithm.

occurrence of backtracks in the algorithm and to shorten the processing time between backtracks. In this paper we consider several techniques to accelerate test generation and present a new algorithm for generating tests called FAN (FANOut-oriented test generation algorithm). FAN is a complete algorithm in that it will generate a test if one exists. Experimental results on large combinational circuits of up to 3000 gates demonstrate that the FAN algorithm is faster than the PODEM algorithm.

represent an input and output composed of AND, OR, and NOT gates. The type of fault model considered is the standard stuck fault, i.e., all faults are modeled by lines which are stuck at logical 0 (s-a-0) or stuck at logical 1 (s-a-1). A fault consisting of a single stuck line is called a single fault. We shall focus our attention only on detecting single stuck faults.

In this section, aiming at the acceleration of test generation, we shall point out some defects of the PODEM algorithm and consider several effective techniques to eliminate these disadvantages.

In generating a test, the algorithm creates a decision tree in which there is more than one choice

- H.Fujiwara, T. Shimono (Osaka Univ.)
- E. Fujiwara (NTT)
- T. Nanya, Y. Thoma (TIT)
- K. Yoshihara, Y.Koga, T. Ishihara (NDA)
- K.Furuya, Y. Akita, Y. Thoma (TIT)

History of Benchmarks

- 1983 (37 years old) — FAN algorithm [FTCS-13@Milano](#)
 - 1984 (38 years old) — Sabbatical [McGill Univ.@Montreal](#)
 - 1985 (39 years old) — ISCAS'85 benchmarks [ISCAS'85@Kyoto](#)
- During my sabbatical at McGill University, I met Franc Brglez of Bell Northern Research (currently, professor of North Carolina State University) and planned to organize Special Session for Benchmarking at ISCAS'85 in Kyoto.
- 1988 (42 years old) — [Bell Northern Research \(currently, professor of North Carolina State University\)](#) and planned to organize Special Session for Benchmarking at ISCAS'85 in Kyoto.
 - 1989 (43 years old) — [Bell Northern Research \(currently, professor of North Carolina State University\)](#) and planned to organize Special Session for Benchmarking at ISCAS'85 in Kyoto.
- 1998 (52 years old) — The Last Byte [H.Fujiwara@IEEE_Design&Test](#)
 - 1999 (53 years old) — ITC'99 benchmarks [ITC'99@Atlantic City, NJ](#)
 - 2010 (64 years old) — The Last Byte [R.Aitken@IEEE_Design&Test](#)

History of Benchmarks

- 1983 (37 years old) — FAN algorithm [FTCS-13@Milano](#)
 - 1984 (38 years old) — Sabbatical [McGill Univ.@Montreal](#)
 - 1985 (39 years old) — ISCAS'85 benchmarks [ISCAS'85@Kyoto](#)
- Franc Brglez and I organized a special session on benchmarking for ATPG at ISCAS'85 in Kyoto. We collected 10 real industrial circuits thanks to industries of USA and Japan. This ISCAS'85 benchmarks proved to be the trigger which one after another new ATPG algorithms have been invented continuously.
- 1988 (42 years old) — [Franc Brglez and I organized a special session on benchmarking for ATPG at ISCAS'85 in Kyoto. We collected 10 real industrial circuits thanks to industries of USA and Japan. This ISCAS'85 benchmarks proved to be the trigger which one after another new ATPG algorithms have been invented continuously.](#)
 - 1989 (43 years old) — [Franc Brglez and I organized a special session on benchmarking for ATPG at ISCAS'85 in Kyoto. We collected 10 real industrial circuits thanks to industries of USA and Japan. This ISCAS'85 benchmarks proved to be the trigger which one after another new ATPG algorithms have been invented continuously.](#)
- 1998 (52 years old) — The Last Byte [H.Fujiwara@IEEE_Design&Test](#)
 - 1999 (53 years old) — ITC'99 benchmarks [ITC'99@Atlantic City, NJ](#)
 - 2010 (64 years old) — The Last Byte [R.Aitken@IEEE_Design&Test](#)

ISCAS'85

1985 International Symposium on Circuits and Systems

June 5-7, 1985 Kyoto Hotel, Kyoto, Japan

5 International Symposium on
CIRCUITS AND SYSTEMS



15 February 1985

Dear colleague,

Attached please find several items to consider and follow the suggestions

- confirmation from the ISCAS '85
- agenda for our session; we should presentations to allow for discussion
- addresses of single contact persons once the mats for ISCAS are complete; copy of your work to every address
- "Table 1" that describes the circuit is working with. It will be included in the last in the session; you have of it on your own pages or simply your paper, this proceedings].

Prof. Fujiwara and myself have discussed the review process and agreed to suggest that you proceed as follows:

- have your draft of the paper by reviewed by your peers and colleagues within the company or university.
- in presenting quantitative results, emulate the principles and the spirit of profiles established in the paper by Fujiwara and Shimono (FTCS '83, Trans on Comp. Dec '83). In my opinion, these results have provided us with important milestones. The best we can do is to provide similar challenges for others to follow. Some of the examples in this session are identical with the ones described in FTCS '83; correlate fanout stems (points) for identification.
- submit the camera-ready copy on the mats directly to ISCAS organizers by the requested deadline.

Good luck. Thank you all for participation.

Franc Brglez

Franc Brglez

Prof. Fujiwara and myself have discussed the review process and agreed to suggest that you proceed as follows:

- have your draft of the paper by reviewed by your peers and colleagues within the company or university.
- in presenting quantitative results, emulate the principles and the spirit of profiles established in the paper by Fujiwara and Shimono (FTCS '83, Trans on Comp. Dec '83). In my opinion, these results have provided us with important milestones. The best we can do is to provide similar challenges for others to follow. Some of the examples in this session are identical with the ones described in FTCS '83; correlate fanout stems (points) for identification.


Presentation of FAN made a chance for benchmarking

CIRCUIT NAME	MAX	MIN
C432	2.10	9
C499	2.02	5
C680	1.90	4
C1355 (2)	1.95	5
C1908	1.70	8
C2670	1.74	5
C3540	1.76	8
C5315	1.90	9
C6288	1.99	2
C7552	1.75	5

ISCAS'85

1985 International Symposium on
Circuits and Systems

June 5-7, 1985 Kyoto Hotel, Kyoto, Japan



Special Session

Recent Algorithms for Gate-Level ATPG with Fault Simulation and Their Performance Assessment

Organizer/Chairman: F. Brglez, Bell Northern Research, Ottawa, ONT, Canada

Co-Organizer/Co-Chairman: H. Fujiwara, Meiji University, Kawasaki, Japan

- S6AB. 1: Automatic Test Pattern Generator for Large Combinational Circuits 663
M. Kawai, K. Oozeki, M. Takahashi, M. Ono, Y. Iizuka, T. Masui, NEC Corporation, Fuchu, Japan
- S6AB. 2: Results from Applications of a Commercial ATPG System to Large-Scale Combinational Circuits 667
B.C. Rosales, P. Coel, Gateway Design Automation Corporation, Littleton, MA, USA
- S6AB. 3: FAN: A Fanout-Oriented Test Pattern Generation Algorithm 671
H. Fujiwara, Meiji University, Kawasaki, Japan
- S6AB. 4: Test Generation for LSI Circuits Using Extended Nine-Valued Method 675
M. Murakami, H. Yachihiro, Oki Electric Industry Co. Ltd., Hachioji, Japan
- S6AB. 5: An Efficient Test Generation Method by 10-V Algorithm 679
Y. Takamatsu, Saga University, Saga, Japan, K. Kinoshita, Hiroshima University, Hiroshima, Japan
- S6AB. 6: ATPG via Random Pattern Simulation 683
J.L. Carter, S. Dennis, V.S. Iyengar, B.K. Rosen, IBM Corporation, Yorktown Heights, NY, USA
- S6AB. 7: Probabilistically Guided Test Generation 687
V.D. Agawall, AT&T Bell Laboratories, Murray Hill, NJ, USA, S.C. Seth, C.C. Chuang, University of Nebraska, Lincoln, NE, USA
- S6AB. 8: Applications of Testability Analysis to ATPG 691
E. Trischler, Siemens AG, Munich, F.R. Germany, M. Schulz, Technical University of München, Munich, F.R. Germany
- S6AB. 9: Accelerated ATPG and Fault Grading via Testability Analysis 695
F. Brglez, P. Pownall, R. Hum, Bell Northern Research, Ottawa, ONT, Canada

ISCAS'85

1985 International Symposium on Circuits and Systems

June 5-7, 1985 Kyoto Hotel, Kyoto, Japan

Special Session

Co-Chairs: F. Brglez, H. Fujiwara

Recent Algorithms for Gate ATPG with Fault Simulation and Their Performance Assessment

M. Kawai, et al. NEC Corp.

Organizer/Chairman: F. Brglez, Bell Northern Research, Ottawa, ONT, Canada

Co-Organizer/Co-Chairman: H. Fujiwara, Meiji University, Kawasaki, Japan

S6AB. 5: An Efficient Test Generation Method by 10-V Algorithm

Y. Takamatsu, Saga University, Saga, Japan, K. Kinoshita, Hiroshima University, Hiroshima, Japan

S6AB. 1: Automatic Test Pattern Generator for Large Combinational Circuits

M. Kawai, K. Oozeki, M. Takahashi, Ishizaka, T. Masui, NEC Corporation

S6AB. 6: ATPG via Random Pattern Simulation

Pr. S. Denz, S. Iyenger, B.K. Rosen, IBM, Yorktown Heights, NY, USA

S6AB. 2: Results from Applications of a Combinational ATPG System to Large-Scale Combinational Circuits

B.C. Rosales, P. Goel, Gateway Corporation, Littleton, MA, USA

H. Fujiwara, Meiji Univ.

V.D. Agrawal, A. S. Sethi, S.C. Sethi, IBM, Yorktown Heights, NY, USA

M. Murakami, Oki Electric

Stochastically Generated Test Generation

Laboratories, Murray Hill, NJ, University of Nebraska

Y. Takamatsu, Saga Univ., K. Kinoshita, Hiroshima Univ.

S6AB. 3: FAN: A Fanout-Oriented Test Pattern Generation Algorithm

H. Fujiwara, Meiji University, Kawasaki, Japan

S6AB. 4: Test Generation for LSI Circuits Using Extended Nine-Valued Method

M. Murakami, H. Kikuchi, Oki Electric Industry Co. Ltd., Hachioji, Japan

S6AB. 8: Application of Test Generation

E. Trisch, Schulz, Technische Universität München, München, Germany

S6AB. 9: Accelerated ATPG and Fault Grading via Testability Analysis

F. Brglez, P. Pownall, R. Hum, Bell Northern Research, Ottawa, ONT, Canada

ISCAS'85

1985 International Symposium on Circuits and Systems

June 5-7, 1985 Kyoto Hotel, Kyoto, Japan

Hideo Fujiwara, Department of Electronics and Communication, Meiji University, 1-1-1 Hsashi-mit, Kawasaki 214, Japan

July 3, 1985

F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN," Special Session on ATPG and Fault Simulation, Proc. 1985 IEEE Int. Symp. Circuits and Systems, Kyoto, Japan, June 5-7, 1985.

Dear Colleague,

Below please find information on how to read on the tape containing "ISCAS'85 combinational benchmark circuits." If you are to publish your experiences with these circuits, reference this tape in any publications as follows:

F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN," Special Session on ATPG and Fault Simulation, Proc. 1985 IEEE Int. Symp. Circuits and Systems, Kyoto, Japan, June 5-7, 1985.

and send a pre-print to us.

Feel free to distribute the tape further, however please send us a note so that we can keep an up-to-date list of all recipients.

The magnetic tape contains a short FORISCAS FORTRAN program and a set of combinational logic descriptions written in an inefficient but easily convertible "neutral file format". From the attached documentation of a simple example you will discover that the FORISCAS FORTRAN program translates the neutral file into the format of your choice: FUNSIM, TEGAS, OSAKA, CADAT. Should e.g. your TEGAS format be somewhat different, small changes within a subroutine of FORISCAS FORTRAN will give you what you want. The exception is the CADAT format that will require insertion of more code, but the code will be quite similar to the one supported for the test example.

Very truly yours,

Hideo Fujiwara

Hideo Fujiwara



60

Tape density = 1600 BPI
Label processing = no labels
Character format = EBCDIC
Physical block length = 800 bytes
Logical record length = 80 bytes
==> 10 logical records per physical block on tape

File order on tape:

FORISCAS FORTRAN
FORISCAS EXEC
C17 ISCAS
C432 ISCAS
C499 ISCAS
C880 ISCAS
C1355 ISCAS
C1908 ISCAS
C2870 ISCAS
C3540 ISCAS
C5315 ISCAS
C6288 ISCAS
C7552 ISCAS

Tape terminated with 5 write marks



ISCAS - 89
Benchmarks for Sequential Test Generation
Names and Addresses

People who cooperated
in collecting benchmarks

Balaji Krishnamurthy
(Chairman)
Tektronix Labs
Tektronix
PO Box 500, MS 50-662
Beaverton, OR 97077
(503) 627-6191

Hideo Fujiwara
(Co-Chairman)
Dept. of Electronics & Comm.
Meiji University
10101 Higashi-mita, Tama-ku
Kawasaki 214, Japan

Franc Brglez
MCNC
PO Box 12889
Research Triangle Park, NC 27709-2889
(919) 248-1800

Vishwani Agrawal
AT&T Bell Labs
600 Mountain Avenue
Room 2c-476
Murray Hill, NJ 07974
(201) 582-4349

Ralph Marlett
HHB Systems
1000 Wyckoff Avenue
Mahwah, NJ 07430
(201) 848-8000

T. Sridhar
Gateway Automation
Two Lowell Research Center Drive, Ste. 300
Lowell, MA 01852-4995
(508) 458-1900

Antonio Lioy
Politecnico di Torino
Dip. Automatica e Informatica
corso Duca degli Abruzzi 24
10129 Torino, ITALY
39-11-556-7011

Scott Davidson
AT&T Eng. Research Center
PO Box 900
Princeton, NJ 08540
(609) 639-2289

Terumine Hayashi
Hitachi Research Laboratory
The 3rd Dept.
4026 Kuji-cho, Hitachi-shi
Ibaraki-ken, 319-12
Japan
0294-52-5111

63

ISCAS'89

1989 International Symposium on Circuits and Systems
1989 Portland, Oregon

Special Session: Benchmarks for Sequential Test Generation

Chairs: B. Krishnamurthy
Tektronix Labs
Beaverton, OR

Chairs: B. Krishnamurthy, H. Fujiwara

H. Fujiwara
Meiji University
Kawasaki, Japan

1. **Combinational Profiles of Sequential Benchmark Circuits,**
F. Brglez, D. Bryan and K. Kozminski, *MCNC, Research
Triangle Park, NC.*

2. **A Concurrent Test Generator for Sequential Benchmark
Testing,**
V. Agrawal and K-T. Cheng, *AT&T Bell Labs, Murray Hill, NJ.*

T. Hayashi, Hitachi Research Laboratory

3. **Sequential Circuit Test Generator (SCTG) Benchmark
Results,**
S. Davidson and W-T. Cheng, *AT&T Engineering Research
Center, Princeton, NJ.*

4. **Two Test Generation Methods for Sequential Circuits,**
T. Hayashi, Hitachi Research Laboratory, Ibaraki-ken, Japan.

5. **The Complexity of Sequential ATPG,**
A. Lioy, *Politecnico di Torino, Torino, Italy.*

6. **The Coupling of Sequential ATPG with Partial Scan,**
R. Marlett, *HHB Systems, Mahwah, NJ.*

7. **Benchmarking Results for a Sequential ATPG Program,**
T. Sridhar, *Gateway Automation, Lowell, MA.*

64

History of Benchmarks

- 1983 (37 years old) — ISCAS'85 benchmarks is considered to be the **first generation** of ATPG benchmarks and ISCAS'89 benchmarks is the **second generation**. After those two benchmarks, the size of circuits under test generation had increased drastically. I wrote a short column in IEEE Design and Test of Computers, to bring up a question on the necessity of the **third generation** of ATPG benchmarks. (H. Fujiwara, "Needed, Third-generation ATPG benchmarks", The Last Byte, IEEE Design & Test of Computers, p.96, 1998.)
- 1984 (38 years old)
- 1985 (39 years old)
- 1988 (42 years old)
- 1989 (43 years old)
- 1998 (52 years old) — The Last Byte H.Fujiwara@IEEE_Design&Test
- 1999 (53 years old) — ITC'99 benchmarks ITC'99@Atlantic City, NJ
- 2010 (64 years old) — The Last Byte R.Aitken@IEEE_Design&Test

THE LAST BYTE

Needed: Third-generation ATPG benchmarks

In 1983 I published the FAN algorithm, and by using actual combinational circuits, showed its superiority over both the D-algorithm (by J.P. Roth) and the PODEM algorithm (by P. Goel). In 1984 I discussed ATPG (automatic test pattern generation) benchmarking with Franc Brglez (then with Bell Northern Research and now with North Carolina State University) while I was on sabbatical visiting Vinod Agarwal at McGill University.

Before this, we had no benchmarks for ATPG algorithms. Brglez and I agreed that benchmark circuits helped advance ATPG algorithm research and development. We organized a special session on combinational ATPG benchmarking at ISCAS 85 (the 1985 International Symposium on Circuits and Systems) in Kyoto, Japan. With the cooperation of many people from industry and universities in the USA, Canada, Europe, and Japan, we collected excellent benchmarks with various and useful characteristics.

Later, others reported many better, more-efficient ATPG algorithms for combinational circuits. The widespread availability of these benchmarks drove the development of new algorithms, as researchers strove to generate the best-known results in terms of runtime, vector length, and fault coverage.

Many people involved with ATPG research and development wanted another set of benchmarks for sequential ATPG algorithms, which were at this time very primitive. In fact, many people did not believe in the feasibility of sequential ATPG. A special session on sequential ATPG benchmarking at ISCAS 89 in Portland, Oregon, presented two algorithms. Both algorithms achieved good results on the benchmark sequential circuits without DFT, which validated the utility of research in this area. Thanks to the ISCAS 89 benchmarks, we experienced a great acceleration in sequential ATPG research. This success in industry and academia led to the founding of companies selling sequential ATPGs. This

Hideo Fujiwara, our author, is a professor at the Graduate School of Information Science, Nara Institute of Science and Technology, in Japan; fujiwara@is.aist-nara.ac.jp.

segment of the CAD industry expanded from just one company before ISCAS 89 to over half a dozen today.

Today, new benchmarks are required again. The existing ISCAS 85/89 benchmarks are no longer close to the size of industrial designs. We need much larger circuits (perhaps several million gates) to realistically study ATPG efficiency. We need circuits with features found in modern designs and not found in the current benchmarks. We encourage the development of advanced ATPG algorithms that can achieve almost 100% fault efficiency for very large, realistic circuits within practical computation time.

What should a new set of benchmarks include? There should be embedded blocks including memories (RAMs, ROMs, CAMs) and increasingly common cores such as microprocessors and DSPs. They should include complex multiple-clock domains, common I/O structures (bidirectional pins, boundary scan), and internal tristate buses. The designs should be hierarchical to reflect modern design practices.

The current benchmarks are described in a simple netlist format. Future benchmarks should be available at the behavioral, register-transfer, and gate levels. They should be described in a high-level language such as VHDL to facilitate research on high-level ATPG.

Learning from our experience with the ISCAS 85/89 benchmarks, we believe these new benchmarks would be very useful. They would not only help in appraising the effectiveness of proposed ATPG algorithms but also act as goals and challenges to stimulate interest in advancing ATPG algorithms that would handle the designs of today and tomorrow. They will also help in driving the development of new DFT techniques for circuits, just as the ISCAS 89 benchmarks helped in the development of partial scan.

In 1983 I published the FAN algorithm, and by using actual combinational circuits, showed its superiority over both the D-algorithm (by J.P. Roth) and the PODEM algorithm (by P. Goel). In 1984 I discussed ATPG (automatic test pattern generation) benchmarking with Franc Brglez (then with Bell Northern Research and now with North Carolina State University) while I was on sabbatical visiting Vinod Agarwal at McGill University.

Before this, we had no benchmarks for ATPG algorithms. Brglez and I agreed that benchmark circuits helped advance ATPG algorithm research and development. We organized a special session on combinational ATPG benchmarking at ISCAS 85 (the 1985 International Symposium on Circuits and Systems) in Kyoto, Japan. With the cooperation of many people from industry and universities in the USA, Canada, Europe, and Japan, we collected excellent benchmarks with various and useful characteristics.

Later, others reported many better, more-efficient ATPG algorithms for combinational circuits. The widespread availability of these benchmarks drove the development of new algorithms, as researchers strove to generate the best-known results in terms of runtime, vector length, and fault coverage.

Many people involved with ATPG research and development wanted another set of benchmarks for sequential ATPG algorithms, which were at this time very primitive. In fact, many people did not believe in the feasibility of sequential ATPG. A special session on sequential ATPG benchmarking at ISCAS 89 in Portland, Oregon, presented two algorithms. Both algorithms achieved good results on the benchmark sequential circuits without DFT, which validated the utility of research in this area. Thanks to the ISCAS 89 benchmarks, we experienced a great acceleration in sequential ATPG research. This success in industry and academia led to the founding of companies selling sequential ATPGs. This

Hideo Fujiwara, our author, is a professor at the Graduate School of Information Science, Nara Institute of Science and Technology, in Japan; fujiwara@is.aist-nara.ac.jp.

segment of the CAD industry expanded from just one company before ISCAS 89 to over half a dozen today.

Today, new benchmarks are required again. The existing ISCAS 85/89 benchmarks are no longer close to the size of industrial designs. We need much larger circuits (perhaps several million gates) to realistically study ATPG efficiency. We need circuits with features found in modern designs and not found in the current benchmarks. We encourage the development of advanced ATPG algorithms that can achieve almost 100% fault efficiency for very large, realistic circuits within practical computation time.

What should a new set of benchmarks include? There should be embedded blocks including memories (RAMs, ROMs, CAMs) and increasingly common cores such as microprocessors and DSPs. They should include complex multiple-clock domains, common I/O structures (bidirectional pins, boundary scan), and internal tristate buses. The designs should be hierarchical to reflect modern design practices.

The current benchmarks are described in a simple netlist format. Future benchmarks should be available at the behavioral, register-transfer, and gate levels. They should be described in a high-level language such as VHDL to facilitate research on high-level ATPG.

Learning from our experience with the ISCAS 85/89 benchmarks, we believe these new benchmarks would be very useful. They would not only help in appraising the effectiveness of proposed ATPG algorithms but also act as goals and challenges to stimulate interest in advancing ATPG algorithms that would handle the designs of today and tomorrow. They will also help in driving the development of new DFT techniques for circuits, just as the ISCAS 89 benchmarks helped in the development of partial scan.

Later, others reported many better, more-efficient ATPG algorithms for combinational circuits. The widespread availability of these benchmarks drove the development of new algorithms, as researchers strove to generate the best-known results in terms of runtime, vector length, and fault coverage.

tical computation time.

The current benchmarks are described in a simple netlist format. Future benchmarks should be available at the behavioral, register-transfer, and gate levels. They should be described in a high-level language such as VHDL to facilitate research on high-level ATPG.

Today, new benchmarks are required again. The existing ISCAS 85/89 benchmarks are no longer close to the size of industrial designs. We need much larger circuits (perhaps several million gates) to realistically study ATPG efficiency. We need circuits with features found in modern designs and not found in the current benchmarks. We encourage the development of advanced ATPG algorithms that can achieve almost 100% fault efficiency for very large, realistic circuits within prac-

The ISCAS 85 benchmarks were first-generation benchmarks for ATPG algorithms, and the ISCAS 89 benchmarks were the second generation. We now need a third generation to tackle urgent current issues and continue to stimulate research on solutions for future issues. Perhaps the solutions to the impossible challenges of today, when represented in third-generation benchmarks, will become the new products of tomorrow.

History of Benchmarks

- 1983 (37 years old) — FAN algorithm [FTCS-13@Milano](#)
- 1984 (38 years old) — Sabbatical [McGill Univ.@Montreal](#)
- 1985 (39 years old) — ISCAS'85 benchmarks [ISCAS'85@Kyoto](#)
- 1988 (42 years old) — Scott Davidson, the editor of the Last Byte, organized a special session on benchmarking ATPG with new benchmark circuits, at ITC'99. This is ITC'99 benchmarks. [Oregon](#)
- 1989 (43 years old) —
- 1998 (52 years old) — The Last Byte [H.Fujiwara@IEEE_Design&Test](#)
- 1999 (53 years old) — ITC'99 benchmarks [ITC'99@Atlantic City, NJ](#)
- 2010 (64 years old) — The Last Byte [R.Aitken@IEEE_Design&Test](#)

History of Benchmarks

1983 (37 years old)	FAN algorithm	FTCS-13@Milano
1984 (38 years old)	Sabbatical	McGill Univ.@Montreal
1985 (39 years old)	ISCAS'85 benchmarks	ISCAS'85@Kyoto
1988 (42 years old)	Lu	
1989 (43 years old)	IS	regon
1998 (52 years old)	The Last Byte	fujiwara@IEEE_Design&Test
1999 (53 years old)	ITC'99 benchmarks	ITC'99@Atlantic City, NJ
2010 (64 years old)	The Last Byte	R.Aitken@IEEE_Design&Test

Last year when a quarter of a century has passed since ISCAS'85 benchmarks, an interesting column appeared in the Last Byte of IEEE Design & Test.

The Last Byte

The Last Byte

Time to retire our benchmarks

Rob Aitken
ARM

■ **On a JUNE DAY** 25 years ago, Franc Brglez and Hideo Fujiwara forever changed the world of design and test of computers. On that day, they distributed copies of a tape containing 10 sample circuits, with a Fortran parser, to a group of attendees at a special session on ATPG at the International Symposium for Circuits and Systems. The ISCAS85 benchmarks, as they quickly became known, have been used by generations of students and written up in thousands of papers—in ATPG of course, but also for logic synthesis, place and route, and who knows what else. Everyone who has worked with them knows that, like figure skaters, ISCAS benchmarks have individual personalities. Some are like the occasional figure skater who manipulates a score, sometimes a little, in to the temptation to manipulate. Papers describing algorithms that find random-untestable circuits—circuits in a set of patterns applied to them that never average—are likely to have C2670 or C1908, or even C432. There's even a stepchild, C17, by and large ignored in favor of its better known relatives.

■ **On a JUNE DAY** 25 years ago, Franc Brglez and Hideo Fujiwara forever changed the world of design and test of computers. On that day, they distributed copies of a tape containing 10 sample circuits, with a Fortran parser, to a group of attendees at a special session on ATPG at the International Symposium for Circuits and Systems. The ISCAS85 benchmarks, as they quickly became known, have been used by generations of students and written up in thousands of papers—in ATPG of course, but also for logic synthesis, place and route, and who knows what else. Everyone who has worked with them knows that, like figure skaters, ISCAS benchmarks have individual personalities. Some are like the occasional figure skater who manipulates a score, sometimes a little, in to the temptation to manipulate. Papers describing algorithms that find random-untestable circuits—circuits in a set of patterns applied to them that never average—are likely to have C2670 or C1908, or even C432. There's even a stepchild, C17, by and large ignored in favor of its better known relatives.

..... The ISCAS85 benchmarks

In 2010, however, even with all 10 benchmarks combined (13,258 gates), this corresponds to about 1/200th of a square millimeter in 28-nm silicon, or about a quarter of the size of the period at the end of this sentence. There's also the matter of age—the circuits are older than many current master's degree students. How many students in 1985 would have

Rob Aitken is an R&D Fellow at ARM, San Jose, California. Contact him at rob.aitken@arm.com.

■ Direct questions and comments about this department to Scott Davidson, Oracle, MS: USCA16-107, 4160 Network Circle, Santa Clara, CA 95054; scott.davidson@oracle.com.

70

88 0740-7475/10/\$26.00 © 2010 IEEE

Co-published by the IEEE CS and the IEEE CASS

IEEE Design & Test of Computers

Yet, despite their astounding and undeniable success, as we approach the benchmarks' silver anniversary, I would like to suggest that it is time for them to retire. Consider: in 1985, C7552 was a substantial circuit, containing more than 3,500 gates and consuming enough area to make a reasonably sized chip. In 2010, however, even with all 10 benchmarks combined (13,258 gates), this corresponds to about 1/200th of a square centimeter, or about a quarter of the area of this sentence. The benchmarks (mostly arithmetic circuits) predate logic synthesis, and contain networks, I/O pads, tristate circuitry, or any of the other troublesome features of modern design.

What's out there to replace them? The ISCAS89 circuits are also coming up on retirement age, but the ITC99 circuits have plenty of life left in them. There are also some open source RTL processors and the like out there. You might ask: But aren't these too big? Isn't a virtue of the ISCAS85 circuits the fact that academic methods can be demonstrated on some small circuits and then generalized by industrial practitioners later? This was not the case in 1985—the benchmarks

Yet, despite their astounding and undeniable success, as we approach the benchmarks' silver anniversary, I would like to suggest that it is time for them to retire.

How many students in 1985 would have wanted a set of benchmark circuits from 1960?

algorithm will survive when ramped up to industrial scale. This uncertainty creates a growing divide between the problems (and solutions) of academic interest and those solutions that succeed commercially. The benchmarks have served the world well, but, like multibillion-dollar projects, their time has passed.

toast. To the successful set of circuits: may they pass quietly into history.

Yet, despite their astounding and undeniable success, as we approach the benchmarks' silver anniversary, I would like to suggest that it is time for them to retire. Consider: in 1985, C7552 was a substantial circuit, containing more than 3,500 gates and consuming enough area to make a reasonably sized chip. In 2010, however, even with all 10 benchmarks combined (13,258 gates), this corresponds to about 1/200th of a square centimeter, or about a quarter of the area of this sentence. The benchmarks (mostly arithmetic circuits) predate logic synthesis, and contain networks, I/O pads, tristate circuitry, or any of the other troublesome features of modern design.

What's out there to replace them? The ISCAS89 circuits are also coming up on retirement age, but the ITC99 circuits have plenty of life left in them. There are also some open source RTL processors and the like out there. You might ask: But aren't these too big? Isn't a virtue of the ISCAS85 circuits the fact that academic methods can be demonstrated on some small circuits and then generalized by industrial practitioners later? This was not the case in 1985—the benchmarks were so large that they broke most academic systems (certainly a couple of mine!). The size argument emerged in the 1990s and was somewhat valid then, but, like multibillion-dollar projects, their time has passed.

So, I'm asking you to join me in a toast. To the ISCAS85 benchmarks, a wonderfully successful set of circuits: may they pass quietly into history.

algorithm will survive when ramped up to industrial scale. This uncertainty creates a growing divide between the problems (and solutions) of academic interest and those solutions that succeed commercially. The benchmarks have served the world well, but, like multibillion-dollar projects, their time has passed.

So, I'm asking you to join me in a toast. To the ISCAS85 benchmarks, a wonderfully successful set of circuits: may they pass quietly into history.

“Time to retire our benchmarks”

-- Rob Aitken, 2010

73

“Time to retire our benchmarks”

-- Rob Aitken, 2010

“Time to retire Fujiwara”

-- Hideo Fujiwara, 2011

74

*Thanks to
a lot of wonderful encounters,
I was able to enjoy taking part in the history of
test generation algorithms and benchmarks with
such dear and happy memories.*

*In my life from now on,
I would like to continue
treasuring every encounter with people.*

*Lastly,
I very much appreciate all the kindness
you have shown me so far.*

Thank you very much!