テスト生成アルゴリズムとベンチマークの歴史 ~ 半世紀の歩み~

藤原 秀雄

奈良先端科学技術大学院大学 情報科学研究科 〒630-0192 生駒市高山町 8916-5

あらまし R. D. Eldred がテスト生成に関する世界で最初の論文を 1959 年の Journal of ACM に発表してからちょうど半世紀が過ぎました。 その間、数多くの優れたテスト生成アルゴリズムが研究開発され、今日の半導体産業を支える多くの優れた ATPG ツールに至っています。 本講演では、テスト生成アルゴリズムの歴史を振り返り、個性豊かなアルゴリズムが次々と研究開発されて来た半世紀の歩みを紹介します。 また、それらの活発な研究の起爆剤となった ISCAS85, ISCAS89, ITC99 のベンチマークがどのように作られ、多くの研究者に役立って来たか、その歴史についても紹介します。

History of Test Generation Algorithms and Benchmarks – Half a Century of the Progress –

Hideo FUJIWARA

Graduate School of Information Science, Nara Institute of Science and Technology 8916-5 Takayama, Ikoma, Nara, 630-0192 Japan

Abstract Half a century has passed since R. D. Eldred published the first paper on test generation in Journal of ACM in 1959. Until now, many excellent algorithms for test generation have been reported and they have come to many excellent ATPG tools supporting today's semiconductor industries. In this talk, looking back on the long history of test generation algorithms, we introduce those excellent and unique ATPG algorithms that appeared and contributed in the progress of half a century. We also introduce the history of benchmarks of ISCAS85, ISCAS89, and ITC99 that became the trigger of those active and animated research and development.

January 20-22, 2011 64th FTC Workshop

History of Test Generation Algorithms and Benchmarks: Half a Century of the Progress

Hideo Fujiwara

Nara Institute of Science and Technology



1


Outline


- ♦ My Personal History
- ♦ History of Test Generation Algorithms
- ◆ Digression: FAN and Non-Scan
- ♦ History of Benchmarks





- ♦ My Personal History
- ♦ History of Test Generation Algorithms
- ♦ Digression: FAN and Non-Scan
- History of Benchmarks

































- My Personal History
- ♦ History of Test Generation Algorithms
- Digression: FAN and Non-Scan
- History of Benchmarks

















- My Personal History
- History of Test Generation Algorithms
- ◆ Digression: FAN and Non-Scan
- History of Benchmarks



21

The basis is necessary for development





- □ For a tree to grow larger, its root must grow bigger and deeper into the ground.
- □ Similarly, for test technologies (leaves) to develop, substantial results of the fundamental research (root) are necessary.
- □ The more enriched the fundamental research results become, the more enriched the practical research results become.

Fundamental problems of testing




What are the fundamentals of testing?

I had the opportunity to ask myself the same question 28 years ago when I was requested to write a book from MIT Press.


23


Fundamental problems of testing



So, I decided to write a book with the following title.

Hideo Fujiwara, *Logic Testing and Design for Testability*, The MIT Press, 1985






Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]

- □ Fault detection (FD): Is a given single stuck-at fault detectable? kM-FD: Fault detection problem for k-level monotone circuits kU-FD: Fault detection problem for k-level unate circuits
- Theorem 1 :3M-FD is NP-complete.Hence,3U-FD and FD are NP-complete.




27

Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]


- A combinational circuit C is said to be *k-bounded* if there exists a partition $\Pi=\{B_1,\,B_2,\,...,\,B_t\}$ such that
 - (1) the number of inputs of each block Bi is at most k, and
 - (2) graph G $_{\rm II}$ has no cycle.



Complexity of test generation


[Fujiwara, et al, IEEE Trans. Comp, 1982]

 Theorem 2: Let C be a k-bounded circuit. Then there is an algorithm of time complexity O(16^km) to find a test for a single stuck-at fault in C, where m is the number of lines in C.




3-bounded circuit

6-bounded circuit



Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]



1/2 3/4 3/4 |

k-fanout-limited

k-fanout-point-bounded

· Observation:

k-FL-FD is NP-complete even if k is a constant. k-FPB-FD is solvable in O(m) if k is a constant.

The complexity of test generation is affected
 not by the number of fanout branches from a fanout point but by the number of fanout points.

31

Complexity of test generation

[Fujiwara, et al, IEEE Trans. Comp, 1982]

The algorithm shown in the theorem became the basis for the later FAN algorithm.






Complexity analysis for test generation


Efficient test generation algorithm


Heuristics of the FAN algorithm

[Fujiwara, et al, IEEE Trans. Comp., 1983]

- Strategy 1: In each step of the algorithm, determine as many signal values as possible that can be uniquely implied.
- □ Strategy 2: Assign a fault signal D or D' that is *uniquely determined* or implied by the fault in question.
- Strategy 3: When the D-frontier consists of a single gate, apply a unique sensitization.
- $\ \square$ Strategy 4: Stop the backtrace at a *head line*, and postpone the line justification for the head line to later.
- Strategy 5: Multiple backtracing (concurrent backtracing of more than one path) is more efficient than backtracing along a single path.







Heuristics of the FAN algorithm

[Fujiwara, et al, IEEE Trans. Comp., 1983]

□ Strategy 1: In each step of the algorithm, determine as many signal values as possible that can be *uniquely implied*.

St fa
 PODEM assigns a binary value only to primary inputs.
 So, backtracks occur at primary inputs.
 St
 FAN assigns a binary value only to head lines and fanout points.


So, backtracks occur at headlines and fanout points.

This is effective to reduce the number of backtracks.

Strategy 6: In the multiple backtrace, if an objective at a fanout point p has a contradictory requirement, stop the backtrace so as to assign a binary value to the fanout point.

37


□ S



Classification of sequential circuits


Combinational test generation complexity

Theoretically,



CTG is NP-hard.

CTG = Combinational Test Generation Problem 39 Empirically,



CTG seems to be solved in time $O(n^r)$ for some constant r.


[Goel 1980], [Prasad 1999]

Classification of sequential circuits

 τ^k notation

[Fujiwara, IEEE Trans. Comp., 2000] [Fujiwara, et al, IEEE Trans. CAD, 2008]

• Introduced τ^k notation to clarify the time complexity for the test generation problem.



τ^k-bounded

• Classified sequential circuits based on τ^k notation .

Classification of sequential circuits

Test generation complexity [Fujiwara, IEEE TCAD, 2008]

- Let
 - $-\ \ P_{C}$: combinational test generation problem.
 - P_S: sequential test generation problem.
 - P_{α} : class α test generation problem.
- $\ \square$ Let $T_C(n),\,T_S(n)$ and $T_\alpha(n)$ be the $\it time\ complexity$ of $P_C\,,\,P_S$ and P_α respectively.
- fill We assume that $T_C(n) = \Theta(n^r)$ for some constant r larger than 2.
- □ Combinational test generation complexity: $\tau(n) = T_C(n)$


41

Classification of sequential circuits

 τ^k -equivalent and τ^k -bounded [Fujiwara, IEEE TCAD, 2008]


■ A class α is τ^k -equivalent if $T_{\alpha}(n) = \Theta(\tau^k(n))$ and τ^k -bounded if $T_{\alpha}(n) = O(\tau^k(n))$ where k is a positive integer.


A class of circuits with combinational test generation complexity
is τ-equivalent





Classification of sequential circuits Design for acyclic testability


- Introduced two classes of acyclically-testable circuits
 - Thru-testable circuits (at gate level) [C.Y.Ooi, H.Fujiwara, ICCD 2006]
 - Linear-depth time-bounded circuits (at RTL) [H.lwata, T.Yoneda, H.Fujiwara, DAC 2007]
- □ Proposed Non-Scan type DFT for acyclic testability
 - Non-scan
 - At-speed test
 - 100% fault efficiency
 - Hardware overhead is lower than Full Scan
 - Test application time is much shorter than Full Scan
















- My Personal History
- History of Test Generation Algorithms
- Digression: FAN and Non-Scan
- History of Benchmarks





51


History of Benchmarks 1983 (37 years old) FAN algorithm FTCS-13@Milano 1984 (38 years old) Sabbatical McGill Univ.@Montreal 1985 (39 years old) ISCAS'85 benchmarks ISCAS'85@Kyoto 1988 (42 years old) Lunch Meeting ITC'88@Washington D.C. 1989 (43 years old) ISCAS'89 benchmarks ISCAS'89@Portland,Oregon 1998 (52 years old) The Last Byte H.Fujiwara@IEEE_Design&Test 1999 (53 years old) ITC'99 benchmarks ITC'99@Atlantic City, NJ 2010 (64 years old) The Last Byte R.Aitken@IEEE_Design&Test

























History of Benchmarks
1983 (37 years old) FAN algorithm FTCS-13@Milano 1984 (38 years old) Sabbatical McGill Univ.@Montreal 1985 (39 years old) ISCAS'85 benchmarks ISCAS'85@Kyoto
1988 (42 years old) Lunch Meeting ITC'88@Washington D.C. 1989 (43 years old) ISCAS'89 benchmarks ISCAS'89@Portland,Oregon
We organized again a special session on benchmarking sequential ATPG at ISCAS'89. This is the ISCAS'89 benchmarks. Balaji Krishnamurthy (Tektronix Labs) and I became Co-organizers/Chairs.
2010 (64 years old) The Last Byte R.Aitken@IEEE_Design&Test





History of Benchmarks ISCAS'85 benchmarks is considered to be the first generation 1984 (38 ye of ATPG benchmarks and ISCAS'89 benchmarks is the second generation. After those two benchmarks, the size of 1985 (39 ye circuits under test generation had increased drastically. I wrote a short column in IEEE Design and Test of Computers, to bring up a question on the necessity of the third generation 1988 (42 ye of ATPG benchmarks. (H. Fujiwara, "Needed, Thirdgeneration ATPG benchmarks", The Last Byte, IEEE Design & Test of Computers, p.96, 1998.) 1998 (52 years old) -The Last Byte H.Fujiwara@IEEE_Design&Test 1999 (53 years old) ITC'99 benchmarks ITC'99@Atlantic City, NJ 2010 (64 years old) The Last Byte R.Aitken@IEEE_Design&Test



Later, others reported many better, more-efficient ATPG algorithms for combinational circuits. The wide-spread availability of these benchmarks drove the development of new algorithms, as researchers strove to generate the best-known results in terms of runtime, vector length, and fault coverage.


Today, new benchmarks are required again. The existing ISCAS 85/89 benchmarks are no longer close to the size of industrial designs. We need much larger circuits (perhaps several million gates) to realistically study ATPG efficiency. We need circuits with features found in modern designs and not found in the current benchmarks. We encourage the development of advanced ATPG algorithms that can achieve almost 100% fault efficiency for


very large, realistic circuits within prac-


tical computation time.


The current benchmarks are described in a simple netlist format. Future benchmarks should be available at the behavioral, register-transfer, and gate levels. They should be described in a high-level language such as VHDL to facilitate research on high-level ATPG.


The ISCAS 85 benchmarks were first-generation benchmarks for ATPG algorithms, and the ISCAS 89 benchmarks were the second generation. We now need a third generation to tackle urgent current issues and continue to stimulate research on solutions for future issues. Perhaps the solutions to the impossible challenges of today, when represented in third-generation benchmarks, will become the new products of tomorrow.











"Time to retire our benchmarks"
-- Rob Aitken, 2010

73

"Time to retire our benchmarks"
-- Rob Aitken, 2010

"Time to retire Fujiwara"
-- Hideo Fujiwara, 2011

Thanks to

a lot of wonderful encounters,

I was able to enjoy taking part in the history of
test generation algorithms and benchmarks with
such dear and happy memories.

In my life from now on,

I would like to continue

treasuring every encounter with people.

Lastly,

I very much appreciate all the kindness you have shown me so far.

Thank you very much!