On the Acceleration of Test Generation Algorithms

HIDEO FUJIWARA, SENIOR MEMBER, IEEE, AND TAKESHI SHIMONO, STUDENT MEMBER, IEEE

Abstract-In order to accelerate an algorithm for test generation, it is necessary to reduce the number of backtracks in the algorithm and to shorten the process time between backtracks. In this paper, we consider several techniques to accelerate test generation and present ^a new test generation algorithm called FAN (fan-out-oriented test generation algorithm). It is shown that the FAN algorithm is faster and more efficient than the PODEM algorithm reported by Goel. We also present an automatic test generation system composed of the FAN algorithm and the concurrent fault simulation. Experimental results on large combinational circuits of up to 3000 gates demonstrate that the system performs test generation very fast and effectively.

Index Terms-Combinational logic circuits, D-algorithm, decision tree, multiple backtrace, PODEM algorithm, sensitization, stuck faults, test generation.

I. INTRODUCTION

 \sum ITH the progress of LSI/VLSI technology, the problem of fault detection for logic circuits is becoming more and more difficult. As the logic circuits under test get larger, generating tests is becoming harder. Recent work has established that the problem of test generation, even for monotone circuits, is NP-complete [1]. Hence, it appears that the computation is, for the worst case, exponential with the size of the circuit. One approach to overcome this is to take several techniques known as design for testability. The techniques using shift registers such as LSSD [2], Scan Path [3], etc., allow the test generation problem to be completely reduced to one of generating tests for combinational circuits. Hence, for these LSSD-type circuits, it is sufficient to develop a fast and efficient test generation algorithm only for combinational circuits.

Many test generation algorithms have been proposed over the years $[4]-[8]$, $[11]$. The most widely used is the D-algorithm reported by Roth [5]. However, it has been pointed out that the D-algorithm is extremely inefficient in generating tests for combinational circuits that implement error correction and translation functions. To improve this point, a new test generation algorithm called PODEM was recently developed by Goel [8]. Goel showed that the PODEM algorithm is significantly faster than the D-algorithm by presenting experimental results. Indeed, the PODEM algorithm has succeeded in re-

T. Shimono was with the Department of Electronic Engineering, Osaka University, Osaka, Japan. He is now with the NEC Corporation, Tokyo 108, Japan.

ducing the number of occurrences of backtracks in comparison to the D-algorithm. However, there still remain many possibilities of reducing the number of backtracks in the algorithm.

In order to accelerate an algorithm for test generation, it is necessary to reduce the number of occurrences of backtracks in the algorithm and to shorten the processing time between backtracks. In this paper. we consider several techniques to accelerate test generation, and we present a new algorithm for generating tests called FAN (fan-out-oriented test generation algorithm). FAN is ^a complete algorithm in that it will generate a test if one exists. Experimental results on large combinational circuits of up to 3000 gates demonstrate that the FAN algorithm is faster and more efficient than the PODEM algorithm over these circuits. We also present an automatic test generation system composed of the FAN algorithm and the concurrent fault simulation [9] which performs test generation very fast and effectively over the above large combinational circuits.

II. ACCELERATION OF ALGORITHM

Now we assume that the readers are familiar with the Dalgorithm and the PODEM algorithm, and so we shall use some terminologies such as D-frontier, D-drive, implication, line justification, backtrace, etc., without definitions (see [5] and [8] for definitions). In this paper, we shall consider multiinput and multioutput combinational circuits composed of AND, OR, NAND, NOR, and NOT gates. The type of fault model assumed here is the standard stuck fault, i.e., all faults can be modeled by lines which are stuck at logical 0 (s-a-0) or stuck at logical ¹ (s-a-I). A fault consisting of ^a single stuck line is called ^a single fault. We shall focus our attention only on detecting single stuck faults.

In this section, aiming at the acceleration of test generation, we shall point out some defects of the PODEM algorithm and consider several effective techniques to eliminate these disadvantages.

In generating a test, the algorithm creates a decision tree in which there is more than one choice available at each decision node. The initial choice is arbitrary, but it may be necessary during the execution of the algorithm to return and try another possible choice. This is called a backtrack. In order to accelerate the algorithm, it is necessary to

1) reduce the number of backtracks, and

2) shorten the process time between backtracks.

Manuscript received September 27, 1982; revised June 1, 1983.

H. Fujiwara is with the Department of Electronic Engineering, Osaka University, Osaka 565, Japan.

The reduction of the number of backtracks is particularly important.

Heuristics should be used to achieve an efficient search. The PODEM algorithm adopted heuristics in the backtrace operation as follows.

• If the current objective level is such that it can be obtained by setting any one input of the current gate to a controlling state, e.g., 0 for an AND/NAND gate or ¹ for an OR/NOR gate, then choose that input which can be most easily set.

• If the current objective level can only be obtained by setting all inputs of the current gate to a noncontrolling state, e.g., ¹ for an AND/NAND gate or 0 for an OR/NOR gate, then choose that input which is hardest to set, since an early determination of the inability to set the chosen input will prevent fruitless time spent in attempting to set the remaining inputs of the gate.

In this heuristic, we can use controllability measures. In the PODEM algorithm as well as the D-algorithm, the D-frontier usually consists of many gates, and a choice of which gate to D-drive through next must be made. To decide this choice, PODEM adopted heuristics using ^a very simple observability measure as follows.

 \bullet As a *D*-frontier to *D*-drive, choose a gate closest to a primary output.

In this heuristic, we can use other observability measures. Methods for determining controllability/observability measures are available in the published literature, such as [10].

In order to reduce the number of backtracks, it is important to find the nonexistence of the solution as soon as possible. In the "branch and bound" algorithm, when we find that there exists no solution below the current node in the decision tree, we should backtrack immediately to avoid the subsequent unnecessary search. The PODEM algorithm seems to lack the careful consideration in this point.

• In each step of the algorithm, determine as many signal values as possible which can be *uniquely* implied.

To do this, we take the implication operation which completely traces such signal determination-both forwards and backwards through the circuit. The idea of this complete implication is inherent in the D-algorithm, and hence represents an improvement only with respect to PODEM. Moreover, we can take other techniques as follows.

• Assign a faulty signal value D or \overline{D} which is uniquely determined or implied by the fault under consideration (see Fig. 1).

Note that we specify only the values that are uniquely determined. As an example, for ^a three-input AND gate in Fig. $1(a)$ and the fault E s-a-0, we assign the value D to the output E and 1's to all inputs of the AND gate since these values are uniquely implied by the fault E s-a-0. However, for the fault E s-a-1, we assign only the value \overline{D} to the output E. All the input values of the AND gate are left unspecified, i.e., X , since those values are not determined uniquely from E s-a-1 [see Fig. $1(c)$].

As an example, consider the circuit of Fig. 2. For the fault L s-a-1, we assign the value \overline{D} to the line L and 1's to the inputs J, K , and E . Then after the implication operation, we have a test pattern for the fault without backtracks, as shown in Fig.

Fig. 1. Assignment of fault signals. (a) E s-a-0. (b) C s-a-0. (c) E s-a-1. (d) E s-a-1.

Fig. 2. Effect of fault signal assignment. (a) Fault signal assignment and implication. (b) PODEM.

 $2(a)$. On the other hand, in PODEM, the initial objective $(L,$ 0) is determined to set up the faulty signal \overline{D} to the line L, and then the backtrace procedure starts. As shown in Fig. 2(b), the backtrace procedure causes a path to be traced from the initial objective line L backwards to a primary input B. The assignment $B = 0$ implies that $L = 1$. This contradicts the initial objective, and setting L to \overline{D} fails and a backtrack occurs. As seen in this example, the assignment of Fig. $2(a)$ is a condition necessary for a test of the fault L s-a-1. By assigning the values which are uniquely determined, we can avoid the unnecessary choice.

Consider the circuit of Fig. 3(a). Suppose that the D-frontier is ${G2}$. When the D-frontier consists of a single gate, we often have specific paths such that every path from the site of the D-frontier to a primary output always goes through those paths. In this example, every path from the gate $G2$ to a primary output passes through the paths $F-H$ and $K-M$. In order to propagate the value D or \overline{D} to a primary output, we have to propagate the fault signal along both $F-H$ and $K-M$. Therefore, if there exists a test in this point, paths $F-H$ and $K-M$ should be sensitized. Then we have the assignment $C = 1, G$ $I = 1, J = 1$, and $L = 1$ to sensitize them. This partial sensitization which is uniquely determined is called a unique sensitization. In Fig. 3(a), after the implication of this assignment, we have $A = 1$, $B = 0$, $F = \overline{D}$, and $H = D$ without backtracks. On the other hand, PODEM sets the initial objective $(F, 0)$ to propagate the fault signal to the line F and performs the

Fig. 3. Effect of unique sensitization. (a) Unique sensitization and implication. (b) PODEM.

backtrace procedure. If the backtrace performs along the path as shown in Fig. 7(b), we have to assign 0 to \ddot{A} , and we have $J = 0$ and $K = 1$ by the implication. Although no inconsistency appears at this point, an inconsistency or the disappearance of the D-frontier will occur in the future when the faulty signal propagates from H to K . To find such an inconsistency, the PODEM algorithm uses ^a lookahead technique called the X -path check, i.e., it checks whether there is any path from a gate in the D-frontier to a primary output such that all the lines along the path are at X. However, in our example, the backtracking from $A = 0$ to $A = 1$ is unavoidable in PODEM.

• When the D-frontier consists of a single gate, apply a unique sensitization.

As seen in the above examples, in order to reduce the number of backtracks, it is very effective to find as many values as possible which are uniquely determined in each step of the algorithm. This is because the assignment of the uniquely determined values could decrease the number of possible selection.

The execution of the techniques mentioned above may result in specifying the output of a gate G , but leaving the inputs of G unspecified. This type of output line is called an unjustified line. It is necessary to specify input values so as to produce the specified output values. In PODEM, since all the values are first assigned only to the primary inputs and only the forward implication is performed, unjustified lines never appear. However, if we take the techniques mentioned above, the unjustified lines may appear, and thus in this case, some initial objectives will be produced simultaneously so as to justify them. This will be managed by introducing a multiple backtrace procedure which is an extention of the backtrace procedure of Goel [8].

Early detection of an inconsistency is very effective to decrease the number of backtracks. We shall continue to consider some techniques to find an inconsistency at an early stage.

When a signal line L is reachable from some fan-out point, that is, there exists a path from some fan-out point to L , we say that L is *bound*. A signal line which is not bound is said to be *free.* When a free line L is adjacent to some bound line, we say that L is a *head* line. As an example, consider the circuit of Fig. 4(a). In the circuit, A, B, C, E, F, G, H , and J are all free lines, and K, L , and M are bound lines. Among the free lines, J and H are head lines of the circuit since J and H are adjacent to the bound lines L and M , respectively.

The backtrace procedure in PODEM traces ^a single path backwards to a primary input. However, it suffices to stop the backtrace at a head line for the following reasons. The subcircuit composed of only free lines and the corresponding gates is a fan-out-free circuit since it contains no fan-out point. For fan-out-free circuits, line justification can be performed without backtracks. Hence, we can find the values on the primary inputs which justify all the values on the head lines without backtracks. It is sufficient, or even efficient, to let the line justification for head lines wait to the last stage of test generation.

• Stop the backtrace at a *head line*, and postpone the line justification for the head line to the last.

To illustrate this, consider the circuit shown in Fig. 4(a). Suppose that we want to set $J = 0$ and do not know at the current stage that there exists no test under the condition $J =$ 0. In PODEM, the initial objective is set to $(J, 0)$, and the backtrace may result in the assignment $A = 1$. Since the value of J is still not determined, PODEM again starts the backtrace procedure, and we get the assignment $B = 0$. $A = 1$ and $B =$ 0 imply that $J = 0$. Here, by hypothesis, there exists no test under $J = 0$, and thus an inconsistency occurs for the current assignment, and PODEM must backtrack to change the assignment on B , as shown in Fig. 4(b). In this case, if we stop the backtrace to the head line J. we can decrease the number of backtracks, as shown in Fig. 4(c).

Performing a unique sensitization, we need to identify paths which would be uniquely sensitized. Also, we need to identify all the head lines in the circuit. These must be identified, and that topological information should be stored in some manner before the test generation starts. According to our experimental results, the computing time of the preprocess can be

Fig. 4. Effect of head lines. (a) Illustrative circuit. (b) PODEM. (c) Backtracking at head lines.

as small as negligible compared to the total computing time for test generation.

• Multiple backtrace, that is, concurrent tracing more than one path, is more efficient than the backtrace along a single path.

Consider the circuit of Fig. 5. For the objective of setting $C = 0$, PODEM repeats the backtrace three times along the same path $C-B-A$, and also along the same path $C-F-E$ before the value 0 is specified on C by the implication. Thus, we can see that the backtrace along a single path is inefficient and wastes time, which may be avoided. From this point of view, we could guess that the multiple backtrace along plural paths is more efficient than the single backtrace. The modes of procedure which implement multiple backtrace are various. In the following, we shall introduce a procedure for multiple backtrace.

In the backtrace of PODEM, an objective is defined by an objective logic level 0 or ¹ and an objective line which is the line at which the objective logic level is desired. An objective which will be used in the multiple backtrace is defined by a triple:

$(s, n_0(s), n_1(s))$

where s is an objective line, $n_0(s)$ is the number of times the objective logic level 0 is required at s, and $n_1(s)$ is the number of times the objective logic level ¹ is required at s.

The computation of $n_0(s)$ and $n_1(s)$ will be described later. The multiple backtrace starts with more than one initial objective, that is, a set of initial objectives. Beginning with the set of initial objectives, a set of objectives which appear in the midst of the procedure is called a set of current objectives. A set of objectives which will be obtained at head lines is called a set of head objectives. A set of objectives on fan-out points is called a set of fan-out-point objectives.

An initial objective required to set 0 to ^a line ^s is

$$
(s, n_0(s), n_1(s)) = (s, 1, 0)
$$

and an initial objective required to set ¹ to s is

$$
(s, n_0(s), n_1(s)) = (s, 0, 1).
$$

Working breadth-first from these initial objectives backwards to head lines, we determine next objectives from the current objectives successively as follows.

1) AND gate [see Fig. $6(a)$].

Let X be an input which is the easiest to control setting 0. Then

$$
n_0(X) = n_0(Y), \quad n_1(X) = n_1(Y)
$$

and for other inputs X_i ,

$$
n_0(X_i) = 0, \quad n_1(X_i) = n_1(Y)
$$

where Y is the output of the AND gate.

2) OR gate [see Fig. $6(b)$].

Let X be an input which is the easiest to control setting 1. Then

$$
n_0(X) = n_0(Y), \, n_1(X) = n_1(Y)
$$

and for other inputs X_i ,

$$
n_0(X_i) = n_0(Y), \quad n_1(X_i) = 0.
$$

3) NAND gate.

Let X be an input which is the easiest to control setting 0. Then

$$
n_0(X) = n_1(Y), \quad n_1(X) = n_0(Y)
$$

and for other inputs X_i ,

$$
n_o(X_i) = 0, \quad n_1(X_i) = n_0(Y).
$$

4) NOR gate.

Let X be an input which is the easiest to control setting 1. Then

$$
n_0(X) = n_1(Y), \quad n_1(X) = n_0(Y)
$$

and for other inputs X_i ,

$$
n_0(X_i) = n_1(Y), \quad n_1(X_1) = 0.
$$

5) NOT gate [see Fig. $6(c)$].

$$
n_0(X) = n_1(Y), \quad n_1(X) = n_0(Y).
$$

6) Fan-out point [see Fig. $6(d)$].

Fig. 6. Gates and fan-out point. (a) AND. (b) OR. (C) NOT. (d) Fan-out point.

$$
n_0(X) = \sum_{i=1}^k n_0(X_i), \quad n_1(X) = \sum_{i=1}^k n_1(X_i).
$$

Fig. 7 shows an example to illustrate the computation of $n_0(s)$ and $n_1(s)$. The initial objectives are $(0,0,1)$ and $(R,1,0)$, i.e., Q and R are first required to set 1 and 0, respectively. At the fan-out point H, $n_1(H)$ is obtained by summing $n_1(K)$ and $n_1(L)$, and the corresponding fan-out point objective becomes $(H, 0, 2).$

The flowchart of Fig. 8 describes the multiple backtrace procedure. Each objective arriving at a fan-out point stops its backtracing while there exist other current objectives. After the set of current objectives becomes empty, a fan-out point objective closest to a primary output is taken out, if one exists. If the fan-out point objective satisfies the following condition, the objective becomes the final objective in the backtrace process, and the procedure ends at the exit (D) in Fig. 8. The condition is that the fan-out point p is not reachable from the fault line and both $n_0(p)$ and $n_1(p)$ are nonzero. In this case, we assign a value [0 if $n_0(P) \ge n_1(p)$ or 1 if $n_0(p) \le n_1(p)$] to the fan-out point and perform the implications. The first part of the condition is necessary to guarantee that the value assigned is binary, that is, neither D nor \overline{D} .

In PODEM, the assignment of ^a binary value is allowed only to the primary inputs. In our algorithm, FAN, we allow to assign a value to fan-out points as well as head lines, and hence the backtracking could occur only at fan-out points and head lines, and not at primary inputs. The reason why we assign a value to a fan-out point p is that there might exist a great possibility of an inconsistency when the objective in backtracing has an inconsistent requirement such that both $n_0(p)$ and $n_1(p)$ are nonzero. So as to avoid the fruitless computation, we assign a binary value to the fan-out point as soon as the objective involves a contradictory requirement. This leads to the early detection of inconsistency which would decrease the number of backtracks.

• In the multiple backtrace, if an objective at a fan-out point p has a contradictory requirement, that is, both $n_0(p)$ and $n_1(p)$ are nonzero, stop the backtrace so as to assign a binary value to the fan-out point.

When an objective at a fan-out point p has no contradiction, that is, either $n_0(p)$ or $n_1(p)$ is zero, the backtrace would be continued from the fan-out point. If all the objectives arrive

Fig. 7. Computation of n_0 and n_1 .

at head lines, that is, both sets of current objectives and fan-out point objectives are empty, then the multiple backtrace procedure terminates at the exit (C) in Fig. 8. After this, taking out a head line one by one from the set of head objectives, we assign the corresponding value to the head line and perform the implication. For details, see the flowchart of the FAN algorithm in Fig. 9.

III. DESCRIPTION OF THE FAN ALGORITHM

The FAN (fan-out-oriented) test generation algorithm is similar to PODEM based on the implicit enumeration process. However, the FAN algorithm is characterized by putting emphasis on the following points.

1) FAN pays special attention to fan-out points in circuits.

2) FAN is ^a branch-and-bound algorithm which adopts many techniques presented in the preceding section so as to detect an inconsistency as early as possible.

As mentioned in the preceding section, those techniques would be very useful to decrease the number of backtracks, and thus FAN could be faster and more efficient than PODEM.

Fig. 9. Flowchart of FAN algorithm.

The flowchart of the FAN algorithm is given in Fig. 9. Each box in the flowchart will be explained in the following.

1) Assignment of Fault Signal: In box 1, a fault signal D or \overline{D} is assigned in the manner shown in Fig. 1.

2) Backtrace Flag: The multiple backtrace procedure of Fig. 8 has two entries: one entry is (A) where the multiple backtrace starts from a set of initial objectives, and the other entry is (B) where the multiple backtrace starts with a fanout-point objective to continue the last multiple backtrace which terminated at a fan-out point. The backtrace flag is used to distinguish the above two modes.

3) Implication: We determine as many signal values as possible which can be uniquely implied. To do this, we take the implication operation which completely traces such signal determination both forwards and backwards through the circuit. In PODEM, since all the values are assigned only to the primary inputs and only the forward implication is performed, unjustified lines never appear. However, in FAN, since both forward and backward implications are performed, the unjustified lines might appear. Therefore, so as to justify those lines, the multiple backtrace is necessary, not only to propagate the fault signal $(D \text{ or } D)$, but also to justify the unjustified lines.

4) Continuation Check for Multiple Backtrace: In box 4, we check whether or not it is meaningful to continue the backtrace. We consider that it is not meaningful to continue the backtrace if the last objective was to propagate D or \overline{D} and the D-frontier has changed or if the last objective was to justify unjustified lines and all the unjustified lines have been justified. When it is not meaningful to continue, the backtrace flag is set so as to start the multiple backtrace with new initial objectives.

5) Checking D-Frontier: PODEM uses ^a lookahead technique called an X -path check, i.e., it checks whether there is any path from a gate in the D-frontier to a primary output such that all lines along the path are at X. In FAN, the same technique is adopted to eliminate ^a meaningless D-frontier. FAN counts only those gates in the D-frontier which have an X path.

6) Unique Sensitization: The unique sensitization is performed in the manner mentioned in the previous section (see Fig. 3). Although the unique sensitization might leave some lines unjustified, those lines will be justified by the multiple backtrace.

7) Determination of a Final Objective: The detailed flowchart of box 6 is described in Fig. 10. By using the multiple backtrace procedure, we determine a final objective, that is, we choose a value and a line such that the chosen value assigned to the chosen line has a good likelihood of helping towards meeting the initial objectives.

8) Backtracking: The decision tree is identical to that of PODEM, that is, an ordered list of nodes, with each node identifying a current assignment of either 0 or ¹ to one head line or one fan-out point, and the ordering reflects the relative sequence in which the current assignments were made. A node is flagged if the initial assignment has been rejected and the alternative is being tried. When both assignment choices at a node are rejected, then the associated node is removed and the predecessor node's current assignment is also rejected. The backtracking done by PODEM does not require saving and restoring of status because, at each point, the status could be revived only by forward implications of all primary inputs. The same backtracking can be done in FAN, which does not require saving and restoring of status, by implications of all associated head lines and fan-out points. However, to avoid the unnecessary repetition of implications, FAN allows the process of saving and restoring of status to some extent.

9) Line Justification of Free Lines: We can find values on the primary inputs which justify all the values on the head lines without backtracks. This can be done by an operation identical to the consistency operation of the D-algorithm.

IV. EXPERIMENTAL RESULTS

We have implemented three programs, SPS (single path sensitization), PODEM, and FAN test generation algorithms, in Fortran on an NEAC System ACOS-1000. The SPS is ^a test generation algorithm which is restricted to sensitize only single paths, and thus it is simpler than the D -algorithm. These programs were applied to a number of combinational circuits shown in Table I. The number of gates in these circuits ranged from 718 to 2982. The results are shown in Tables II and III. To obtain the data of Tables II and III, three programs were executed to generate a test for each stuck fault.

The number of times a backtrack occurs during the generation of each test pattern was calculated by the programs, and the average number of backtracks is shown in Table II. Since PODEM and FAN are complete algorithms, given enough time, both will generate tests for each testable fault. However,

Fig. 10. Determination of final objective.

TABLE ^I CHARACTERISTIC OF CIRCUITS

Circuit		Number of Gates	Number of Lines	Number of Inputs	Number of Outputs	Number of Fanout- Points	Number of Faults
#1	Error Correcting Circuit	718	1925	33	25	381	1871
#2	Arithmetic Logic Unit	1003	2782	233	140	454	2748
#3	ALU	1456	3572	50	22	579	3428
#4	ALU and Selector	2002	5429	178	123	806	5350
#5	ALU	2982	7618	207	108	1300	7550

being limited in computing time, we gave up continuing test generation for the faults for which the number of backtracks exceeds 1000. Such faults are called *aborted faults* in Table III. The results shown in Tables II and III demonstrate that, although PODEM is faster than SPS, FAN is more effcient and faster than both PODEM and SPS. The average number of backtracks in FAN is extremely small compared to PODEM and SPS.

We have also implemented an automatic test generation system composed of FAN and the concurrent fault simulator [9] in such a way that the fault simulator is used after each test pattern is generated to find what other faults are detected by the tests. Note that the test pattern is completed by replacing the unspecified inputs by ⁰'s and ^l's. These faults are deleted from the fault list. The results of this system are shown in Table

TABLE II NORMALIZED COMPUTING TIME AND AVERAGE NUMBER OF **BACKTRACKS**

	Normalized Computing Time				Average Number of Backtracks			
Circuit	SPS	PODEM	FAN	SPS	PODEM	FAN		
#1	5.2	1.3	ı	31.2	4.9	1.2		
#2	4.5	3.6	1	51.7	42.3	15.2		
#3	14.5	5.6	$\mathbf{1}$	189.7	61.9	0.6		
# 4	3.1	1.9	ı	1.5	5.0	0.2		
# 5	3.4	4.8	ı	38.1	53.0	23.2		

TABLE III TEST COVERAGE

	% Tested Faults			% Aborted Faults			% Untestable Faults		
Circuit	SPS	PODEM	FAN	SPS	PODEM	FAN	SPS	PODEM	FAN
#1		99.04 99.20	99.52		0.48 0.48 0.11			0.32	0.37
#2		91.15 94.25 95.49			4.70 3.49 1.38			2.26	3.13
#3		66.25 92.53 96.00		16.25 5.05		0		2.42	4.00
# 4	98.77		98.75 98.90	0.07	0.26	0	-	0.99	1.10
# 5		94.73 94.38	96.81		3.54 4.79 2.17		$\overline{}$	0.82	1.02

TABLE IV FAN COMBINED WITH CONCURRENT SIMULATOR

IV. Computing times on an ACOS- 1000 (15 millions of instructions per second) were reasonable, and a high-speed test generation system has been implemented, as seen from Table IV.

V. CONCLUSIONS

The PODEM reported by Goel succeeded in improving the poor performance of the D-algorithm for error-correction and translation-type circuits. However, we have shown that there still remain many possibilities of reducing the number of backtracks in the algorithm. The FAN algorithm presented in this paper adopts many techniques to reduce the number of backtracks. Experimental results on large combinational circuits of up to ³⁰⁰⁰ gates show that the FAN algorithm is faster and more efficient than the PODEM algorithm in computing time, the number of backtracks, and test coverage. An automatic test generation system compsoed of the FAN test generator and the concurrent fault simulator has also been implemented. The results on large circuits show that computing

time on an ACOS-1000 were reasonable, and the system achieved a high-speed test generation. Recently, a new method has been presented by Savir and Roth [11] which leads to the elimination of fault simulation. Considering that a nontrivial amount of time is spent on the fault simulation, their method could be incorporated in FAN to yield ^a more powerful test generator.

ACKNOWLEDGMENT

We would like to express our thanks to Prof. H. Ozaki and Prof. K. Kinoshita for their support and encouragement of this work.

REFERENCES

- [1] H. Fujiwara and S. Toida, "The complexity of fault detection: An approach to design for testability," in Proc. 12th Int. Symp. Fault Tolerant Comput., June 1982, pp. 101-108.
- [2] E. B. Eichelberger and T. W. Williams, "A logic design structure for LSI testing," in Proc. 14th Design Automation Conf., June 1977, pp. 462-468.
- [3] S. Funatsu, N. Wakatsuki, and T. Arima, "Test generation systems in Japan," in Proc. 12th Design Automation Conf., June 1975, pp. 114-122.
- [4] F. F. Sellers, M. Y. Hsiao, and L. W. Bearnson, "Analyzing errors with the Boolean difference," IEEE Trans. Comput., vol. C-17, pp. 676-683, July 1968.
- [5] J. P. Roth, "Diagnosis of automata failures: A calculus and a method," IBM J. Res. Develop., vol. 10, pp. 278-291, July 1966.
- [6] C. W. Cha, W. E. Donath, and F. Ozguner, "9-V algorithm for test pattern generation of combinational digital circuits," IEEE Trans. Comput., vol. C-27, pp. 193-200, Mar. 1978.
- [7] K, Kinoshita, Y. Takamatsu, and M. Shibata, "Test generation for combinational circuits by structure description functions," in Proc. 10th Int. Symp. Fault Tolerant Comput., Oct. 1980, pp. 152-154.
- [8] P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits," IEEE Trans. Comput., vol. C-30, pp. 215-222, Mar. 1981.
- [9] E. G. Ulrich and T. Baker, "The concurrent simulation of nearly identical digital networks," in Proc. 10th Design Automation Workshop, June 1973, pp. 145-150.
- [10] L. H. Goldstein, "Controllability/observability analysis of digital circuits," IEEE Trans. Circuits Syst., vol. CAS-26, pp. 685-693, Sept. 1979.
- [II] J. Savir and J. P. Roth, "Testing for, and distinguishing between failures," in Proc. 12th Int. Symp. Fault Tolerant Comput., June 1982, pp. 165-172.

Hideo Fujiwara (S'70-M'74-SM'83) was born in Nara, Japan, on February 9, 1946. He received the B.S., M.S., and Ph.D. degrees in electronic engineering from Osaka University, Osaka, Japan, in 1969, 1971, and 1974, respectively.

Since 1974 he has been with the Department of Electronic Engineering, Faculty of Engineering, Osaka University. In 1981 he was a Visiting Research Assistant Professor at the University of Waterloo, Waterloo, Ont., Canada. His research interests include switching theory, design for

testability, test generation, fault diagnosis, and fault-tolerant systems.

Dr. Fujiwara is a member of the Institute of Electronics and Communication Engineers of Japan and the Information Processing Society of Japan. He was ^a member of the Technical Program Committee of the 1982 International Symposium on Fault Tolerant Computing, and received the IECE Young Engineer Award in 1977.

Takeshi Shimono (S'81) was born on November 25, 1958. He received the B.S. and M.S. degrees in electronic engineering from Osaka University, Osaka, Japan, in 1981 and 1983, respectively.

He is now with the NEC Corporation, Tokyo, Japan. His research interests include design for testability, test generation, and fault simulation.

Mr. Shimono is a member of the Institute of Electronics and Communication Engineers of Japan.