

This article is translated in revised form from
Monographs of the Design Automation Working Group of the Information Processing Society of Japan, Vol. 19, No. 3, Nov. 1983, and is reprinted with permission. © ¹⁹⁸³ IPS.1

Design for Testability for Complete Test Coverage

Very large scale circuits present great obstacles to complete testing. A pattern generation algorithm offers ^a direct approach to the problem.

Akira Motohara and Hideo Fujiwara, Osaka University

ing increasing importance with of test coverage.

rapid advance of semiconductor Designing for testability has been the rapid advance of semiconductor technology toward very large scale in- offered as a solution of this problem tegration of logic circuits. The very (see Williams and Parker¹). Methods large scale of the circuits, however, to reduce the complexity of testing for makes test pattern generation extreme- sequential circuits to the level for comly difficult, and when test patterns can- binational circuits have been proposed not be obtained within the allowed and achieved.24 However, for comcomputation time, aborted faults binational circuits of large scale, it is

Some design-for-testability techniques, such as level-sensitive scan methods are those aimed at complete sign, scan path, and scan/set, reduce test pattern generation of sequen-
sign, scan path, and scan/set, reduce test p design, scan path, and scan/set, reduce test pattern generation of sequential circuits to that of combinational circuits by enhancing the controllabili- few hardware elements to the circuit. ty and/or observability of all the memory elements. However, even for com-
This redundant hardware is called test binational circuits, 100 percent test coverage of large-scale circuits is points.^{5,6} The test point strategies we generally very difficult to achieve. This article presents DFT methods are considering here fall into four cateaimed at achieving total coverage. Two methods are compared: One, based gories: on testability analysis, involves the addition of test points to improve $\begin{bmatrix} 1 \end{bmatrix}$ [1] Insert AND, OR gates. testability before test pattern generation. The other method employs a test (1) Insett AND, OK gates.

calculation concretion election (the EAN election). Beculte about that 100 (2) Change NOT gates to NOR, pattern generation algorithm (the FAN algorithm). Results show that 100 (2) Change NOT percent coverage within the allowed limits is difficult with the former and MAND, gates. percent coverage within the allowed limits is difficult with the former ap-
proach. The latter, however, enables us to generate a test pattern for any (3) Add primary input points for proach. The latter, however, enables us to generate a test pattern for any detectable fault within the allowed time limits, and 100 percent test control. coverage is possible. (4) Add primary output points for

The problem of reliability is gain- make it difficult to achieve a high rate

still extremely difficult to achieve 100 percent test coverage.

Summary
Some design-for-testability techniques, such as level-sensitive scan and methods are those aimed at complete

-
-
-
- observation.

Figure 1. Types of test points.

These strategies are illustrated in Figure 1.

When two or more of the control test points (Figure 1, a-c) are to be used at the same time, they are merged into one primarv input to reduce the number of additional input points (Figure 2).

Moreover, if scan-path techniques, as showni in Figure 3, are used, one test point will then correspond to one flipflop, and the increase in the number of external points can be avoided.

We have investigated two methods of altering circuits to facilitate testability through the addition of test points. The first method is based on testabilitv analvsis and involves the addition of test points to improve testability before a test pattern is generated. Obtained results show that 100 percent test coverage within the allowed time limits is difficult to achieve with this method. The second method employs a test pattern generation algorithm, enabling us to generate a test pattern for any detectable fault within the allowed time limits, and making 100 percent test coverage possible. We programmed the two methods, and after evaluating some circuits with several thousand gates., ve were able to obtain very favorable results with the second method. In this article we examine and compare these methods.

Circuits considered here are combinational circuits consisting of AND, OR, NOT, NAND, and NOR elements, and faults are assumed to be single stuck-at faults.

DFT through testability analysis

To increase the effectiveness of test pattern generation, testability measures, which express the ease or difficulty of testing, are used in two algorithms: Podem⁷ and Fan,⁸ short for path-oriented decision-making and fanout-oriented test generation algorithm, respectively.

Here we draw attention to the measurement of testability, and we describe methods of design modification that facilitate testing through the improvement of testability. The overall Figure 2. Addition of test points. The state of these DFT methods is shown in

Figure 4. Although the entire process could be automated, we have implemented the system in interactive form to improve efficiency by enabling the designer to input the choice of signal decision as to whether the desired degree of testability has been achieved.

Testability analysis. Various meaof testability.⁹⁻¹¹ Here we use Goldstein's measures,⁹ which express the costs of controlling and observing. Figure 3. Scan path method. Thus, to maximize testability, these costs must be minimized. Goldstein proposed six measures in all, three of which apply to combinational circuits:

- of signal lines which must have to 1; called signal line $L's$ "1" controllability cost.
- way as $[CC^1 (L)]$; called signal line L's "O" controllability cost.
- signal lines which must have their logical values set in order to propability cost of signal line L.

Each of these values can be found for any given circuit through simple calculations.

provement. At this point the designer can see from the system the greatest controllability and observability cost values. Then he decides whether to improve the controllability or the observability and sets the threshold values. Values exceeding threshold values are then improved, starting from those nearest the primary input signal line.

Test point insertion location search. Inserting test points as shown in Figure I, a-c, markedly improves the controllability for the signal lines on the output side of the insertion point, leaving the input side unchanged. Accordingly, test points are inserted several

Selection of signal lines needing im- Figure 4. Work sequence in testability analysis DFr method.

gates to the input side of signal lines Figure 5. Test point insertion location search.

larly, to improve observability, test tive in actual tests. the former case, it is best to insert a test points are inserted several gates to the Looking at signal line with high con-
output side of the signal lines with high trollability cost, we find two situa-
side. In the latter case, insertion of the observability costs. The exact place- tions. In the first, one of several input

output side of the signal lines with high trollability cost, we find two situa-
observability costs. The exact place-
tions. In the first, one of several input test point is best on the signal line itment of test points is an extremely dif- lines dominates the others. In the sec- self. Space does not permit us to go ficult problem, however, and we intro- ond, several input lines have simulta- into the standards used in deciding

Figure 7. Selection of test point types. The method lb or 1c can be used.

with high controllability costs. Simi- duce here the method that was effec- neously high controllability cost. In whether we are faced with the first or second situation, but we have found it generally difficult to determine the most suitable standard.

When a signal line has high controllability cost, we find that either the observability cost drops rapidly, or it does not. With a rapid drop, we assume a problem in controllability, and we then search for a proper point of test-point insertion to lower the controllability cost (see Figure 5). If the observability cost does not drop rapidly, the next step is to analyze output. If no sudden drop in observability cost can be seen all the way through to the primary output, then a test point is inserted on the original signal line a few gates toward the output side, as in Figure Id. Insertion so that the observ-Figure 6. Test point insertion. The same set of the set of the set of that for the set of the set original signal line was the most effective.

> Test point insertion methods. Figure 6 shows one example of an insertion location. The numbers appearing above each line express the controllability costs. In this example, there is no need to insert test points on input trollability cost on line X5. Insertion of two test points, one on each of the lines Xl and X2 with poor controllability, and X3, would be sufficient. This Insert test point would spare us the problem of the as in Figure 1c standards to be applied when inserting standards to be applied when inserting

> > For the test point, a gate could be added as shown in Figure la. However, the addition of a gate would cause delay in a circuit designed for redesign of the circuit with the new test point. It is preferable, if possible, to use one of the methods shown in Figsignal line L , we follow the flow chart in Figure 7 to determine whether

gramming the design method de- special attention to aborted faults oc- called a *t-difficult-to-test-for fault*.
Scribed above, we applied it to some curring after the test pattern genera- When no particular number of back scribed above, we applied it to some curring after the test pattern genera-
Circuits of several thousand gates and tion algorithm is applied, and it in-
tracks is specified, t may be omitted. circuits of several thousand gates and tion algorithm is applied, and it in- tracks is specified, ^t may be omitted. surveyed how the test coverage volves the subsequent placement of From the perspective of test pattern changed with the insertion of test test points to make such faults easier to generation, aborted faults can be points. The computer used for our test. The computer used for our test. The divided into three types: calculations was the large computer at Types of aborted faults. With a test
Osaka University, an NEC System pattern generation algorithm that Fault type 1. An aborted fault Osaka University, an NEC System pattern generation algorithm that caused by difficulty in producing a
1000 (computation speed: 15 MIPS). sends a signal whose value varies with caused by difficulty in producing a We used Fortran for programming, the existence or absence of a fault fault type 2. A fault for which and for the test pattern generation (called a "faulty signal") along a contract type 2. A fault for which and for the test pattern generation (called a "faulty signal") along a faulty signal production is easy, but algorithm, we used the FAN algo-
signal line on which a fault is inserted faulty signal production is easy, but algorithm, we used the FAN algo-
rithm.⁸ Aborted faults were the faults (called a "faulty line"), we try prop-
that remained undetected after more agating a faulty signal from the faulty prop-
that remained undetected a

Figure 8. Although there are cases, as shown by circuit 3, where the insertion
of test points causes a clear drop in The Characteristics of circuits before aborted faults, there are also cases, as with circuit 2, where the addition of test points makes the testing more dif-
ficult.

Taking these results as evidence, it is clear that the measures of testability do not always reflect the ease or difficulty of testing accurately. Also, although the insertion of test points clearly improved testability, it would be impossible to say that in all cases the circuit had been designed for testability.

DFT through test pattern generation algorithms

As shown above, it is difficult to obtain complete test coverage with methods based on testability analysis. In fact, for the number of test points added, the test coverage did not effectively improve. Here, therefore, we expand upon a method that ensures generation of test patterns for all detectable faults within the allowed computation time-in other words, a method of adding test points that will

 1000 sends a signal whose value varies with faulty signal. that remained undetected after more
than 100 backtrack operations.
The characteristics of the circuits
before designing for testability are de-
humber (say 100 times) of backtracks, though both the production and prop-
the scribed in Table 1. Test coverage was the test pattern generation is defined as follows:
defined as follows:
aborted indicating an aborted faulty signal for more aborted, indicating an aborted fault. than one gate were accomplished Test comprehensiveness We can assume that an aborted fault is without difficulty. Number of detected faults is not aborted—i.e., that does not ap- We can determine into which of these Number of detected faults + aborted faults pear after a limited number of back- categories the fault falls by running a tracks, t —is called a t -easily tested test pattern generation algorithm. tracks, t -is called a *t-easily tested* test pattern generation algorithm.
Our findings are shown in the graph in

Experimental results. After pro- all detectable faults. This method pays *fault*; when a fault is aborted, it is

generation, aborted faults can be

Characteristics of circuits before designing for testability.

aborica Tauns, incre are also cases, as						
with circuit 2, where the addition of test points makes the testing more dif-	Circuit Number	Gates	Defined Faults	Aborted Faults	Test Coverage $(\%)$	
ficult.	#1	1165	2747	45	98.31	
Taking these results as evidence, it is	#2	2348	5888	24	99.57	
clear that the measures of testability do	#3	2592	6348	30	99.57	

result in 100 percent test coverage for Figure 8. Experimental results of testability analysis method.

Figure 10. Test point insertion for type 1 and type 2 faults. The used is shown in Figure 1d, and the fol-

Insertion of test points. The overall points are of two types, shown in cussion covers the methods of test point insertion based on the type of aborted fault:

follows the flow chart in Figure 10, insuring that a faulty signal can be pro-

When we are trying to assign a certain value to a certain signal line, the value and the signal line are together called an "objective." Several objectives held simultaneously are called a "set of objectives." When signal line L experiences a stuck-at fault at either 0 or ^I in a type ^I fault, the initial objective is $(0, L)$ or $(1, L)$.

Looking at the "type of objective" frame in Figure 10, we can see that for type (i), we can meet the objective by inis needed. With type (ii), we need to see Figure 9. Overall flow of test point insertion. The second what type of value on the input would enable the objective to be achieved. That value would be called the "equivalent objective" (Figure 11).

After several test points have been inserted in accordance with the flow become empty and the insertion of the test points will be complete. For testing, these input lines will become one struction in Figure 2.

Fault type 2. Test point insertion for a type 2 fault is also carried out ac- \langle (i) cording to Figure 10. However, the initial objective set is determined in a different manner from that for a type ^I fault. When, as in Figure 12, we have a Add input line stuck-at 0 fault on signal line L , the in-
for testing it is all objective set is itial objective set is

 $\{(1, L), (0, M), (0, N)\}\$

a type 3 fault is carried out only after test point insertion has been completed for fault types ¹ and 2. The test point

lowing procedures are followed to minimize the number of test points to be inserted:

First, for each fault, make a search for possible locations that ensure that test point insertion facilitates detection. Once located, a faulty signal should be produced and propagation attempted, in the same manner as for Figure 11. Equivalent objectives. classifying aborted faults.

Next, choose the smallest number of test point insertion locations that will enable all faults to be detected.

If we are to eliminate all aborted faults by the above method, any fault occurring in the newlv added test points must be easily testable. Following the flow chart in Figure 9, we can avoid a difficult-to-detect fault in the test points in the manner shown briefly below:

First, for the test point insertion shown in Figure 1c, used with fault types ^I and 2, consider the exarnple shown in Figure 13. A stuck-at 0 fault at test point X is equivalent to a stuckat 0 fault at Y and is thus easy to test
Figure 12. Initial objective for type 2 fault. for. A stuck-at 1 fault at X becomes redundant if the stuck-at 0 fault at Yis redundant, and becomes testable if the stuck-at 0 fault at Yis testable, because it can be tested by the same test pattern with $X = 0$. Thus, the stuck-at 1 fault at X can be seen as the equivalent of the stuck-at 0 fault at Y. Accordingly, the number of difficult-to-test-for faults does not increase. Figure 13. Example of test points for fault types ^I and 2.

Second, to use the method shown in Figure Id for type 3 faults, consider the example shown in Figure 14. This type of test point insertion is carried out after types ^I and 2 have been eliminated from the circuit. Accordingly, it is easy to set signal line Yat either 0 or 1, making it easy to test signal line X .

Fxperimental results. The results we obtained from programming the DFT Table 2. generation algorithm are shown in Table 2. The computer, the language, and the applied circuits we used were all the same as those we used for the testability analysis method. As shown in Table 2, with the test pattern genera-

Figure 14. Example of test points for fault type 3.

method incorporating a test pattern **Results of design for testability with test pattern generation algorithm.**

Circuit Number	Added Input	Added Output	Computation Time (sec.)	Test Coverage $(\%$)
#1			13.7	100.0
#2			11.3	100.0
#3			14.5	100.0

tion algorithm, circuits of from 1000 **References** 6. W. Coy and A. Vogel, "Inserting Test
to 3000 gates were 100 percent testable
points for Simple Test Generation," to 3000 gates were 100 percent testable

yith the edition of only about 10 test

proc. Fourth Int'l Conf. Faultwith the addition of only about 10 test 1. T. W. Williams and K. P. Parker, Fourth Intervalsion Intervalsion Intervalsion 1. T. W. Williams and K. P. Parker, Fourth Systems and Diagnostics, points. The ratio between the number "Design for Testability-a Survey," 1981, pp. 180-186. of the first aborted faults and the *Proc. IEEE*, Vol. 71, No. 1, Jan. 1983, 7. P. Goel, "An Implicit Enumeration number of test points was 3.4 to 4.1. pp. 98-112.
Compared with the results of the test-
binational Logic Circuits." IEEE ability analysis method, insertion of 2. M. J. Williams and J. B. Angell, Trans. Computers, Vol. test points was highly effective C-30, No. 3, No

number of test points, whenever a test Computers, Vol. C-22, No. 1, Jan. the Acceleration of Test Generation point of the type shown in Figure 1c 1973, pp. 46-60. point of the type shown in Figure 1c 1973, pp. 46-60. Algorithms, Proc. 13th Int'l Conf.
was inserted, test pattern generation and Tolerant Computing, June 1981 and Tolerant Computing, June 1981 and was conducted for all aborted faults. Williams, "A Logic Design Structure Computers, Vol. C-32, No. 12, Dec. Because of this, each circuit took 10-15 for LSI Testing," Proc. 14th Design 1983, pp. 1137-1144. seconds. The process took precedence *Automation Conf.*, June 1977, pp. 9. L. H. Goldstein, "Controllability/ over redesigning and comprised 7-30 ⁴⁶²⁻⁴⁶⁸. over redesigning and comprised 7-30 $\frac{462-468}{462-468}$ Observability Analysis of Digital Cir-
nercent of the time required for test percent of the time required for test
nottern conception Houguer consider the Systems, Vol. CAS-26, No. 9, Sept. pattern generation. However, consid-

pattern generation. However, consid-

Arima, "Test Generation Systems in 1979, pp. 685-693. ering that there is usually no guarantee Japan," Proc. 12th Design Automa- $\overline{10}$, P. G. Kovijanic, "Testability Analythat test coverage will always be 100 tion Symp., June 1975, pp. 114-122.

percent even if test pattern generation that test coverage will always be 100 tion Symp., June 1975, pp. 114-122.

Singless," Digest of Papers, 197 percent even if test pattern generation
time is extended by this amount, we formed A. D. Friedman, Conf., pp. 310-316. time is extended by this amount, we "Test Point Placement to Simplify 11. H. Fujiwara and H. Ozaki, "A New
believe the time is a small price for Fault Detection," IEEE Trans. Com Measure for Test Generation by a believe the time is a small price for Fault Detection," IEEE Trans. Com-
complete test coverage. puters, Vol. C-23, No. 7, July 1974,

hardware, we used a very low number of test points and only those which could be realized at a minimum cost; thus we believe that cost is not a great problem.

mong the methods we have discussed and mentioned here, the method utilizing a test pattern generation algorithm obtained the best results by far. We attribute this to our use of a direct solution to the problem of difficult-to-test-for faults. \square Akira Motohara is a graduate student in the Hideo Fujiwara has been with the Depart-

We wish to thank Hiroshi Ozaki, pro-
fessor emeritus at Osaka University, for his support and encouragement of this work.
We also thank the members of the sixth we also thank the members of the sixth mical Program Committee of the 1982 In-We also thank the members of the sixth nical Program Committee of the 1982 Inchair of the Department of Electronic terms in the terms of the Department of Electronic terms of the Department of Electronic terms of the Depar Engineering, Osaka Univeristy, for their and Computing. He received an Institute of valuable discussions. Special thanks to example the Computing He received an Institute of valuable discussions. Special thanks to example Kenjiro Sasaoka (presently with MITI) for The authors' address is Department of the testability programming as well as the Electronic Engineering, Faculty of Engithe testability programming as well as the Electronic Engineering, Faculty of Engi- senior member of the IEEE, a member of results of the test pattern generation experi-

Oka, Suita City, Osaka 565, Japan.

Information Processing Society of Japan.

Information Processing Society of Japan. ment. Oka, Suita City, Osaka 565, Japan. Information Processing Society of Japan.

-
- test points was highly effective.

Integrated Circuits via Test Point and

Additional Logic.'' IEEE Trans. 8. H. Fujiwara and T. Shimono, "On
	-
	-
	-
-
- 2. M. J. Williams and J. B. Angell, binational Logic Circuits," IEEE
Trans. Computers, Vol. C-30, No. 3,
- Additional Logic," *IEEE Trans.* 8. H. Fujiwara and T. Shimono, "On Computers Vol. C-22. No. 1. Ian the Acceleration of Test Generation 3. E. B. Eichelberger and T. W. 1983, pp. 98-105; also IEEE Trans.
	-
	-
- puters, Vol. C-23, No. 7, July 1974, Heuristic Method," IECE mono-As to the expense involved in adding pp. 727-735. graph, EC80-38, Oct. 1980, pp. 1-8.

Department of Electronic Engineering, ment of Electronic Engineering of Osaka Faculty of Engineering, at Osaka Universi- University since 1974. In 1981 he was a ty. His research interests include test pat- visting assistant professor at the University tern generation, design for testability, logic of Waterloo, and, in 1984, a visiting associ-
simulation, and fault simulation.
ate professor at McGill University, Can-

He received the BE degree in electronic ada. His research interests include switch-
engineering from Osaka University in 1983. ing theory, design for testability, test He is a member of the Institute of Electron-

<u>pattern generation</u>, fault simulation, builtics and Communication Engineers of in self-test, and fault-tolerant systems.
Japan. Fujiwara received the BE, ME, and PhD
We wish to thank Hiroshi Ozaki, pro-
fujiwara received the BE, ME, and PhD
degrees in electronic eng

ate professor at McGill University, Caning theory, design for testability, test

Osaka University in 1969, 1971, and 1974 ternational Symposium on Fault-Tolerant Electronics and Communication Engineers
The authors' address is Department of Young Engineer Award in 1977. He is a