# Design of Diagnosable Sequential Machines Utilizing Extra Outputs

HIDEO FUJIWARA, STUDENT MEMBER, IEEE, AND KOZO KINOSHITA, MEMBER, IEEE

Abstract—This paper is concerned with the problem of designing easily testable sequential machines, output-observable machines, for which there exist very short checking experiments. A sequential machine for which any initial state can be uniquely determined only by the output response is said to be output-observable. An algorithm is developed to modify a given machine to an output-observable one by adding a minimum number of extra outputs. This method is based on the fact that the output-observable realization of a given machine M exists if and only if M is semi-FSR realizable (a special type of feedback shift register realization).

For the k-output-observable sequential machine, we can find a checking sequence  $\omega_1\omega_2$  such that  $\omega_1$  is an input-output sequence which passes through all the transitions of the given state table and  $\omega_2$  is an arbitrary input-output sequence of length k. Since a checking sequence must pass through all the transitions of the given state table, the length of the checking sequence  $\omega_1\omega_2$  is nearly minimum.

Index Terms—Checking experiments, diagnosable sequential machines, fault detection, output-observable machines, semi-feed-back shift register (FSR) realizability.

# I. INTRODUCTION

THE PROBLEM considered here is the design of easily testable sequential machines for which there exist very short checking experiments. A checking experiment on a sequential machine is the application of input sequences to the input terminals and observation of the output sequences at the output terminals to determine whether or not the machine is operating correctly. An approach to the design of checking experiments, called the *transition checking approach*, was first introduced by Hennie [1]. However, for machines without distinguishing sequences, his procedure yields very long test sequences. Hence for machines that do not have any

Manuscript received December 30, 1972; revised October 11, 1973.

The authors are with the Department of Electronic Engineering, Osaka University, Osaka, Japan.

TABLE I     MACHINE M1									
P.S.	x=0	N.S	•, <sup>z</sup> 1 x=1						
1	4,	0	2,	0					
2	3,	0	2,	0					
3	4,	1	3,	1					
4	5,	1	5,	1					
5	5,	1	1,	1					

distinguishing sequences, new approaches are proposed to this problem. One approach is to modify a given machine by adding extra inputs [2]-[4] or outputs [5]-[10] so that the modified machine has a distinguishing sequence. For an *n*-state, *m*-input symbol machine, these procedures give a bound on the length of checking sequences that is approximately  $mn^2$ . Therefore, for machines with a large number of states, these procedures yield very long experiments, which make them impractical.

In order to overcome this, we introduce the *output-observable sequential machines* which have checking sequences of short length. For a *k*-output-observable sequential machine, we can find a checking sequence  $\omega_1\omega_2$  such that  $\omega_1$  is an input-output sequence which passes through all the transitions of the given state table and  $\omega_2$  is an arbitrary input-output sequence of length *k*. Since a checking sequence must pass through all the transitions of the given state table, it is shown that the procedure of organizing checking sequences is simple and systematic.

The first half of this paper describes a method for the modification of a given machine to an output-observable one by adding a minimum number of extra outputs. Our aim is to determine the minimal amount of additional output logic which is necessary and sufficient to obtain the property of output observability. This method is based on the fact that the output-observable realization of a given machine M exists if and only if M is semi-feedback shift register (FSR) realizable. The second half of this paper presents a procedure for the design of very short checking experiments for the output-observable sequential machines.

# II. OUTPUT-OBSERVABILITY AND SEMI-FSR REALIZABILITY

A sequential machine M will be represented by a quintuple  $M = (S,I,Z,\delta,\lambda)$  where S is a finite set of states, I is the input alphabet, Z is the output alphabet,  $\delta: S \times I^* \to S$  is the next state function, and  $\lambda: S \times I^* \to Z^*$  is the output function. The sequential machines considered in this paper are assumed to be reduced and strongly connected Mealy machines such that binary codes are already assigned to their output symbols, i.e., the output function  $\lambda$  is represented by a direct product  $z_1 \times \cdots \times z_p$  of binary output functions  $z_1, \cdots, z_p$ .

A partition on a set of states S is a collection of disjoint

subsets of S, called blocks, such that their set union is S. A relation  $\gamma$  on S corresponding to a partition  $\pi$  is a relation such that  $S_i \gamma S_j$  for  $S_i, S_j \in S$  if and only if  $S_i$  and  $S_j$  belong to the same block of  $\pi$ .  $\pi\tau$  is the partition on S such that  $S_i \gamma S_j$  if and only if  $S_i \gamma S_j$  and  $S_i \gamma S_j$ .  $\pi + \tau$  is the partition on S such that  $S_i \gamma S_j$ . The following two partitions are called trivial: the zero  $\rightleftharpoons$  identity partition  $0 \rightleftharpoons I$  in which all elements of  $\tau$  (denoted by  $\pi \leq \tau$ ) if and only if  $S_i \gamma S_j$ . might block is a singleton.  $\pi$ 

The transition graph (defined in Nichols [16]) of a partition  $\pi$  is a graph in which each vertex corresponds to a block of  $\pi$  and there is an arc from vertex  $v_i$  to vertex  $v_j$  if and only if there is a state  $S_k \in B_i$  ( $B_i$  is the block of  $\pi$  corresponding to vertex  $v_i$ ) and an input  $I_i$  such that  $\delta(S_k, I_l) = S_m \in B_j$ .

A partition  $\pi$  is a shift register partition (SRP) [16] if and only if the transition graph of  $\pi$  is a subgraph of some Good diagram [16].  $\pi$  has length l if it is a subgraph of the Good diagram of an *l*-stage shift register.

As an example, consider machine  $M_1$  given by Table I and a partition  $\pi = \{\overline{1}; \overline{2}, \overline{3}; \overline{4}; \overline{5}\}$ . We obtain the transition graph shown in Fig. 1(a). This transition graph is a subgraph of the Good diagram of a two-stage shift register shown in Fig. 1(b). Therefore, the partition  $\pi = \{\overline{1}; \overline{2}, \overline{3}; \overline{4}; \overline{5}\}$  is an SRP.

The following theorem follows directly from the definition of SRP.

Theorem 1 (Nichols [11]): A realization of M using a shift register of length l exists if and only if M has an SRP of length l.

Note that in this realization, each state is given a single coding and that the states grouped together in a block of the SRP are given the same coding in the corresponding shift register.

Suppose that we are given a list of SRP's of M and have found a realization using p shift registers of length  $k_1,k_2,\dots,k_p$  (see Fig. 2). Then, for each shift register in the realization, there must be a corresponding SRP in the list. Let  $\pi_1, \pi_2, \dots, \pi_p$  be the set of SRP's corresponding to the realization, and let  $\pi = \pi_1 \pi_2 \cdots \pi_p$ . Then, in this realization, the states grouped together in a block of  $\pi$  are given the same coding in the corresponding p shift registers. We will call this partial FSR (feedback shift register) realization "semi-FSR realization," and define it as follows.

Definition 1: Let  $Y_{ij}(j = 1, 2, \dots, k_i; i = 1, 2, \dots, p)$  be the internal state variables, and let  $Y_{ij}(t)$  be the value of  $Y_{ij}$  at time t where each  $k_i$  is a positive integer. A sequential machine M is called  $k_1, k_2, \dots, k_p$ -semi-FSR realizable with respect to a partition  $\pi$  if the state machine<sup>1</sup> of M can be realized with the state assignment which satisfies the following conditons.

<sup>1</sup>State machine of  $M = (S, I, Z, \delta, -)$  is defined as a triple  $M_s = (S, I, \delta)$  (see [14]).



Fig. 1. (a) Transition graph for  $\pi = \{\overline{1}, \overline{2,3}, \overline{4}, \overline{5}\}$  in machine  $M_1$ . (b) Good diagram for a two-stage shift register.



Fig. 2. Feedback shift register circuit.

Condition 1:  $Y_{ij}(t) = Y_{ij-1}(t-1)$  for  $j = 2, 3, \dots, k_i$ and  $i = 1, 2, \dots, p$ .

Condition 2:  $S_i \simeq S_j$  if and only if

$$(y_{11}^{i}, y_{12}^{i}, \cdots, y_{1k_1}^{i}; \cdots; y_{p1}^{i}, \cdots, y_{pk_p}^{i})$$
  
=  $(y_{11}^{j}, y_{12}^{j}, \cdots, y_{1k_1}^{j}; \cdots; y_{p1}^{j}, \cdots, y_{pk_p}^{j})$ 

where  $(y_{11}^i, \dots, y_{1k_1}^i; \dots; y_{p1}^i, \dots, y_{pk_p}^i)$  denotes a binary code of the state assignment corresponding to state  $S_i$ .

When  $\pi$  is the zero partition, the semi-FSR realizability coincides with the ordinary FSR realizability. Hence the semi-FSR realization is a generalization of ordinary FSR realization.

As an example, consider machine  $M_1$  given by Table I and a partition  $\pi = \{\overline{1}; \overline{2}, \overline{3}; \overline{4}; \overline{5}\}$ . The state assignment shown in Table II satisfies the following conditions.

Condition 1:  $Y_2(t) = Y_1(t-1)$ .

TABLE II State Assignment								
p.S.	<sup>Ү</sup> 1	Y 2						
1	0	1						
2	0	0						
3	0	0						
4	1	0						
5	1	1						
	l							

Condition 2:  $S_i \not\simeq S_j$  if and only if  $(y_1^i, y_2^i) = (y_1^j, y_2^j)$ where  $(y_1^i, y_2^i)$  denotes a bindary code corresponding to state  $S_i$ .

Hence,  $M_1$  is 2-semi-FSR realizable with respect to  $\pi$ .

Lemma 1: A sequential machine M is k-semi-FSR realizable with respect to a partition  $\pi$  if and only if there is an SRP of length k in M.

**Proof:** This can be proved immediately from Theorem 1, Definition 1, and the definition of SRP. Q.E.D. Lemma 2: A sequential machine M is  $k_1, k_2, \dots, k_p$ -semi-FSR realizable with respect to  $\pi$  if and only if there exist p partitions  $\pi_1, \pi_2, \dots, \pi_p$  such that  $\pi = \pi_1 \pi_2 \dots \pi_p$ , and for each i  $(i = 1, 2, \dots, p)$  M is  $k_i$ -semi-FSR realizable with respect to  $\pi_i$  where each  $k_i$  is a positive integer.

**Proof:** Suppose that M is  $k_1, k_2, \dots, k_p$ -semi-FSR realizable with respect to  $\pi$ . From Definition 1, there exists a realization with state variables  $Y_{ij}$ 's satisfying the following conditions.

Condition 1:  $Y_{ij}(t) = Y_{i,j-1}(t-1)$  for  $2 \le j \le k_i$  and  $l \le i \le p$ .

Condition 2:  $S_i \simeq S_j$  if and only if

$$(y_{11}^{i}, y_{12}^{i}, \cdots, y_{1k_{1}}^{i}; \cdots; y_{p1}^{i}, \cdots, y_{pk_{p}}^{i}) = (y_{11}^{i}, y_{12}^{j}, \cdots, y_{1k_{1}}^{j}; \cdots; y_{p1}^{j}, \cdots, y_{pk_{p}}^{j}).$$

Define the partition  $\pi_l (1 \leq l \leq p)$  corresponding to the relation  $\gamma_i$  defined as  $S_i \gamma_i S_j$  if and only if  $(y_{l1}^{i_1}, \cdots, y_{lk_i}^{i_j}) = (y_{l1}^{i_j}, \cdots, y_{lk_i}^{i_j})$ . Then, from this and (1), it is clear that M is  $k_l$ -semi-FSR realizable with respect to  $\pi_l (1 \leq l \leq p)$ . Therefore, we have only to show that  $\pi = \pi_1 \pi_2 \cdots \pi_p$ . From (2) we have that  $S_i \gamma S_j$  if and only if

$$(y_{11}^{i} \cdots y_{1k_{1}}^{i}; \cdots; y_{p1}^{i}, \cdots, y_{pk_{p}}^{i}) = (y_{11}^{j}, \cdots, y_{1k_{1}}^{j}; \cdots; y_{p1}^{j}, \cdots, y_{pk_{p}}^{j}).$$

This equation holds if and only if  $(y_{li}, \dots, y_{lk_l}) = (y_{li}, \dots, y_{lk_l})$  for all  $l(1 \le l \le p)$ , i.e.,  $S_i : S_j$  for all l. Hence we have that  $S_i : S_j$  if and only if  $S_i : S_j$  for all  $l(1 \le l \le p)$ . Therefore,  $\pi = \pi_1 \pi_2 \cdots \pi_p$ .

The converse can be proved similarly by Definition 1. Q.E.D.

Definition 2: A sequential machine M is called  $k_1, k_2, \dots, k_p$ -output-observable with respect to the output function  $z_1 \times z_2 \times \dots \times z_p$  and a partition  $\pi$  if the following conditions are satisfied, where each  $k_i$  is a nonnegative integer.

Condition 1: The knowledge of the present state of M is sufficient to uniquely determine the succeeding output sequence of length  $k_j$  observed at the output function  $z_j$  for every j ( $j = 1, 2, \dots, p$ ).

Condition 2: Let  $\mu_{ij}$  be the output sequence of length  $k_j$  observed at  $z_j$  when the initial state is  $S_i$ . Then  $S_i \not\sim S_j$  if and only if  $(\mu_{i1}, \dots, \mu_{ip}) = (\mu_{j1}, \dots, \mu_{jp})$  for all  $S_i$  and  $S_j \in S$ .

When  $\pi$  is the zero partition, M is called *output-observable*.

For example, a sequential machine  $M_1$  shown in Table I is 1-output-observable with respect to  $z_1$  and  $\pi_1 = \{\overline{1,2};\overline{3,4,5}\}$ . A sequential machine  $M_2$  shown in Table III is 1,2-output-observable with respect to  $z_1 \times z_2$  and the zero partition, and thus  $M_2$  is output-observable.

Lemma 3: A sequential machine M is  $k_1, k_2, \dots, k_p$ -output-observable with respect to the output function  $z_1 \times z_2 \times \dots \times z_p$  and a partition  $\pi$  if and only if there exist p partitions  $\pi_1, \pi_2, \dots, \pi_p$  such that  $\pi = \pi_1 \pi_2 \dots \pi_p$ and for each i  $(i = 1, 2, \dots, p)$  M is  $k_i$ -output-observable with respect to the output function  $z_i$  and the partition  $\pi_i$  where each  $k_i$  is a nonnegative integer.

*Proof:* Suppose that M is  $k_1, k_2, \dots, k_p$ -output-observable with respect to  $z_1 \times z_2 \times \dots \times z_p$  and  $\pi$ . From Definition 2, the following conditions are satisfied.

Condition 1: The knowledge of the present state  $S_i$  of M is sufficient to uniquely determine the succeeding output sequence  $\mu_{ij}$  of length  $k_j$  observed at  $z_j$  for every  $j \ (j = 1, 2, \dots, p)$ .

Condition 2:  $S_i \approx S_j$  if and only if  $(\mu_{i1}, \dots, \mu_{ip}) = (\mu_{j1}, \dots, \mu_{jp})$ .

Define the partition  $\pi_l (1 \leq l \leq p)$  corresponding to the relation  $\widetilde{\tau_l}$  defined as  $S_i \widetilde{\tau_l} S_j$  if and only if  $\mu_{il} = \mu_{jl}$ . Then, from this and (1), it is clear that M is  $k_l$ -output-observable with respect to  $\pi_l (1 \leq l \leq p)$ . Therefore, we have only to show that  $\pi = \pi_1 \pi_2 \cdots \pi_p$ . From (2) we have that  $S_i \widetilde{\tau} S_j$  if and only if  $(\mu_{i1}, \cdots, \mu_{ip}) = (\mu_{j1}, \cdots, \mu_{jp})$ , and this equation holds if and only if  $\mu_{il} = \mu_{jl}$  for all  $l(1 \leq l \leq p)$ , i.e.,  $S_i \widetilde{\tau_l} S_j$  for all l. Hence we have that  $S_i \widetilde{\tau} S_j$  if and only if  $S_i \widetilde{\tau_l} S_j$  for all l. Therefore,  $\pi = \pi_1 \pi_2 \cdots \pi_p$ .

The converse can be proved similarly by Definition 2. Q.E.D.

Theorem 2: The necessary and sufficient condition for a sequential machine M to be modified by adding a binary output function z so that it will be k-output-observable with respect to the output function z and a partition  $\pi$  is that M is k-semi-FSR realizable with respect to  $\pi$  where k is a positive integer.

Sufficiency: Suppose that M is k-semi-FSR realizable with respect to  $\pi$ . Let  $Y_1, Y_2, \dots, Y_k$  be its state assignment variables, and let  $Y_i(t)$  be a value of  $Y_i$  at time t. Then from Definition 1, the following conditions are satisfied.

Condition 1:  $Y_j(t) = Y_{j-1}(t-1)$  for  $2 \le j \le k$ .

Condition 2:  $S_i \approx S_j$  if and only if  $(y_1^i, \dots, y_k^i) = (y_1^j, \dots, y_k^j)$  where  $(y_1^i, \dots, y_k^i)$  denotes a binary code of the state assignment corresponding to state  $S_i$ .

Define a binary output function z such that  $z(S_i) = y_k^i$ 

TABLE III Modified Machine  $M_2$ 

	-		
P.S.	N x=0	.S., z <sub>1</sub> z <sub>2</sub> x=1	
1	4, 01	2, 01	
2	3, 00	2, 00	
3	4, 10	3, 10	
4	5, 10	5, 10	
5	5, 11	1, 11	

for each  $S_i \in S$ . Every length-k output sequence  $Z_t Z_{t+1} \cdots Z_{t+k-1}$  observed at the output z starting at time t is  $Y_k(t) Y_k(t+1) \cdots Y_k(t+k-1)$ . From (1) this sequence equals  $Y_k(t) Y_{k-1}(t) \cdots Y_1(t)$ , which is a binary code corresponding to state  $S_i$  at time t. Hence, each length-k output sequence  $\mu_i$  observed at the output z is uniquely determined only by the initial state  $S_i$  and  $\mu_i = y_k^i \cdots y_1^i$ . From (2) we have that  $S_i \cong S_j$  if and only if  $\mu_i = \mu_j$ . Therefore, M is k-output-observable with respect to z and  $\pi$ .

Necessity: Suppose that M has been modified by adding a binary output function z so that it is k-output-observable with respect to the output function z and  $\pi$ . Then from Definition 2, the following conditions are satisfied.

Condition 1: The knowledge of the present state is sufficient to uniquely determine the succeeding output sequence of length k observed at the output function z.

Condition 2: Let  $\mu_i$  be this output sequence when the initial state is  $S_i$ . Then  $S_i \simeq S_j$  if and only if  $\mu_i = \mu_j$ .

When  $\mu_i = Z_1 Z_2 \cdots Z_k$ , let a state assignment be  $(y_1^i, \cdots, y_k^i) = (Z_k, \cdots, Z_1)$  for state  $S_i$ . If  $\delta(S_i, I_q) = S_j$  for some input  $I_q$ , then  $\mu_j = Z_2 Z_3 \cdots Z_k Z_{k+1}$  where  $Z_{k+1}$  is uniquely determined by  $S_i$  and  $I_q$  from (1). Hence, we can define a feedback function f such that  $f(S_i, I_q) = Z_{k+1}$ . Since  $\mu_i = Z_1 Z_2 \cdots Z_k$  and  $\mu_j = Z_2 Z_3 \cdots Z_k Z_{k+1}$  for  $\delta(S_i, I_q) = S_j$ , we have  $Y_l(t) = Y_{l-1}(t-1)$  for  $2 \leq l \leq k$ . From (2) we have  $S_i \cong S_j$  if and only if  $\mu_i = \mu_j$ , and thus  $(y_1^i, \cdots, y_k^i) = (y_1^j, \cdots, y_k^j)$ . Therefore M is k-semi-FSR realizable with respect to  $\pi$ . Q.E.D.

Theorem 3: Let M be a sequential machine. Then the following four conditions are equivalent.

Condition 1: There exist p binary output functions  $z_1, \dots, z_p$  such that M is  $k_1, k_2, \dots, k_p$ -output-observable with respect to the output function  $z_1 \times z_2 \times \dots \times z_p$  and a partition  $\pi$ .

Condition 2: There exist p binary output functions  $z_1, z_2, \dots, z_p$  and p partitions  $\pi_1, \pi_2, \dots, \pi_p$  such that M is  $k_i$ -output-observable with respect to  $z_i$  and  $\pi_i$  for  $1 \leq i \leq p$  and  $\pi_1 \pi_2 \dots \pi_p = \pi$ .

Condition 3: There exist p partitions  $\pi_1, \pi_2, \dots, \pi_p$  such that M is  $k_i$ -semi-FSR realizable with respect to  $\pi_i$  for  $1 \leq i \leq p$  and  $\pi_1 \pi_2 \cdots \pi_p = \pi$ .

Condition 4: M is  $k_1, k_2, \dots, k_p$ -semi-FSR realizable with respect to  $\pi$ .

Proof: From Lemma 3, Conditions 1 and 2 are equivalent. From Theorem 2, Conditions 2 and 3 are equivalent. And it follows immediately from Lemma 2 that Condition 3 is equivalent to Condition 4. Q.E.D.

# III. OUTPUT-OBSERVABLE SEQUENTIAL MACHINES

In this section we show an algorithm for modifying a given machine to an output-observable one by adding a minimum number of extra outputs. For a given sequential machine M with a binary output function z, we can find a minimum partition  $\pi$  and a minimum integer k such that the machine M is k-output-observable with respect to z and  $\pi$ . This method is shown in the following.

### Procedure A

Step 1: Set  $\pi(0) = I$  and l = 1.

Step 2: For every state  $S_i$ , test whether all the output sequences of length l observed at the output function zwith the machine M initially in state  $S_i$  are the same. If "no" for some state  $S_i$ , set  $\pi = \pi(l-1)$  and k = l - 1, and stop. If "yes" for all states, then define a relation  $\pi(l)$ such that  $S_i \pi(l) S_j$  if and only if  $\mu_i(l) = \mu_j(l)$  where  $\mu_i(l)$  is the output sequence of length l corresponding to state  $S_i$ .

Step 3: If  $\pi(l) = 0$ , then set  $\pi = 0$  and k = l, and stop. If  $\pi(l) = \pi(l-1)$ , then set  $\pi = \pi(l)$  and k = l - 1, and stop. Otherwise, set l = l + 1 and go to Step 2.

Step 2 is a process to test if M is *l*-output-observable with respect to the output function z and a partition  $\pi(l)$ . If M is known not to be *l*-output-observable with respect to z and  $\pi(l)$  in Step 2, then the minimum partition is  $\pi(l-1)$ . This process is continued until  $\pi(l)$  becomes either  $\pi(l-1)$  or the zero position.

It is clear that  $\pi(l) \leq \pi(l-1)$  for each l in Step 3. Therefore, Procedure A terminates in a finite amount of time, i.e., is an algorithm.

To prove that the partition obtained by means of Procedure A is minimum, it will be sufficient to show that  $\pi(l) = \pi(l-1)$  implies  $\pi(l+1) = \pi(l)$  for each l.

Assume that  $\pi(l) = \pi(l-1)$  for some l in Step 3. Then M is *m*-output-observable with respect to z and  $\pi(m)$  for all  $m(1 \leq m \leq l)$ . Since M is *l*-output-observable with respect to z and  $\pi(l)$ , we have that  $S_i \prod_{i=1}^{r} S_i$  implies  $\mu_i(l) = \mu_j(l)$ . Let  $\mu_i(l) = \mu_j(l) = Z_1 Z_2 \cdots Z_l$ . Then all the output sequences of length l - 1 corresponding to states  $\delta(S_i, I_i)$  and  $\delta(S_j, I_j)$  for all inputs  $I_i$  and  $I_j$  are the same and can be denoted by  $Z_2 Z_3 \cdots Z_l$ . Therefore,  $\delta(S_i, I_i) \prod_{i=1-1}^{r} \delta(S_j, I_j)$  for all inputs  $I_i$  and  $I_j$ .

Since  $\pi(l) = \pi(l-1)$ ,  $\delta(S_i, I_i) \underset{\pi(l)}{(i)} \delta(S_j, I_j)$  for all  $I_i$ and  $I_j$ , and thus all the output sequences of length lcorresponding to states  $\delta(S_i, I_i)$  and  $\delta(S_j, I_j)$  are the same and can be denoted by  $Z_2 Z_3 \cdots Z_l Z_{l+1}$ . Therefore, all the output sequences of length l + 1 corresponding to state  $S_i$  and  $S_j$  are the same, i.e.,  $\mu_i(l+1) = \mu_j(l+1) =$  $Z_1 Z_2 \cdots Z_l Z_{l+1}$ . This implies  $S_i \underset{\pi(l+1)}{(i+1)} S_j$ . Hence,  $S_i \underset{\pi(l)}{(i+1)} S_j$ implies  $S_i \underset{\pi(l+1)}{(i+1)} S_j$ , i.e.,  $\pi(l) \leq \pi(l+1)$ . Moreover, it is obvious that  $\pi(l+1) \leq \pi(l)$  for each l in Procedure A. Therefore,  $\pi(l) = \pi(l+1)$ .

Suppose that, for a given sequential machine M,  $\pi_i$  and  $k_i(1 \le i \le p)$  have been obtained by means of Procedure A; then M is  $k_i$ -output-observable with respect to the output function  $z_i$  and the partition  $\pi_i$  for each  $i(1 \le i \le p)$ . If  $\pi_1 \pi_2 \cdots \pi_p = 0$ , then M is output-observable. If  $\pi_1 \pi_2 \cdots \pi_p > 0$ , then we have the following theorem.

Theorem 4: The necessary and sufficient condition for a sequential machine M (see Fig. 3) to be modified by adding s binary functions  $w_1, w_2, \dots, w_s$  so that it will be  $k_1, k_2, \dots, k_p, l_1, \dots, l_s$ -output-observable with respect to the output function  $z_1 \times z_2 \times \dots \times z_p \times w_1 \times \dots \times w_s$  is that there exist s partitions  $\tau_1, \tau_2, \dots, \tau_s$  such that M is  $l_i$ -semi-FSR realizable with respect to  $\tau_i$  for each  $i(1 \le i \le s)$  and  $\pi_1 \cdots \pi_p \tau_1 \tau_2 \cdots \tau_s = 0$  where each  $k_i$  is a nonnegative integer and each  $l_i$  is a positive integer.

**Proof:** This can be proved readily from Theorem 3 and the fact that M is  $k_i$ -output-observable with respect to  $z_i$  and  $\pi_i$  for each  $i(1 \le i \le p)$ . Q.E.D. From Lemma 1 and Theorem 4 we have the following corollary.

Corollary 1: The necessary and sufficient condition for a sequential machine M to be modified by adding sbinary output functions  $w_1, w_2, \dots, w_s$  so that it will be  $k_1, k_2, \dots, k_p, l_1, l_2, \dots, l_s$ -output-observable with respect to the output function  $z_1 \times z_2 \times \dots \times z_p \times w_1 \times w_2 \times \dots \times w_s$ is that there exists s SRP's  $\tau_1, \tau_2, \dots, \tau_s$  of length  $l_1, l_2, \dots, l_s$ , respectively, such that  $\pi_1 \pi_2 \cdots \pi_p \tau_1 \tau_2 \cdots \tau_s = 0$ .

Corollary 1 shows that if we can find the least possible number of SRP's  $\tau_1, \tau_2, \dots, \tau_s$  such that

$$\pi_1\pi_2\cdots\pi_p\tau_1\tau_2\cdots\tau_s=0,$$

then we can modify the machine M to an output-observable one by adding a minimum number of extra outputs. The problem of generating all the SRP's for a given machine has been investigated by Nichols [16].

Suppose that we have obtained the least number of SRP's  $\tau_1, \tau_2, \dots, \tau_s$  satisfying the condition of Corollary 1. Then we can construct binary output functions  $w_j(1 \leq j \leq s)$  satisfying the condition of Corollary 1 as follows. Let  $Y_{j1}, Y_{j2}, \dots, Y_{jl_i}$  be the state assignment variables of the  $l_j$ -stage shift register corresponding to SRP  $\tau_j$  (see Fig. 4), and let  $(y_{j1}^i, y_{j2}^i, \dots, y_{jl_i}^i)$  be a binary code corresponding to state  $S_i$ . Note that each state is given a single coding. Define a binary output function  $w_j$  such that  $w_j(S_i) = y_{jl_i}^i$  for  $S_i \in S$ , in the same way as shown in the proof of Theorem 2.

Summarizing this argument, we can present the following procedure for modifying a given machine so that it will be output-observable by adding a minimum number of extra outputs.

#### Procedure B-Modification Algorithm

Step 1: Given a sequential machine M having binary output functions  $z_1, z_2, \dots, z_p$ , find a minimum partition  $\pi_i$  and  $k_i$  for each  $z_i (1 \le i \le p)$  by means of Procedure A.



Fig. 3. Illustration of Theorem 4.



Fig. 4. Illustration of Procedure B.

Step 2: Set s = 1.

Step 3: Test whether there exist s SRP's  $\tau_1, \tau_2, \dots, \tau_s$ such that  $\pi_1 \pi_2 \cdots \pi_p \tau_1 \tau_2 \cdots \tau_s = 0$ . If "yes," then go to Step 4. If "no," then set s = s + 1, and repeat Step 3.

Step 4: Let  $Y_{j1}, Y_{j2}, \cdots Y_{jl_i}$  be the state assignment variables of the  $l_j$ -stage shift register corresponding to SRP  $\tau_j (1 \le j \le s)$ , and let  $(y_{j1}i, \cdots, y_{jl_i}i)$  be a binary code corresponding to state  $S_i$  (see Fig. 4). Define binary output functions  $w_j (1 \le j \le s)$  such that  $w_j (S_i) = y_{jl_i}i$ for  $S_i \in S$ .

Example 1: To illustrate Procedure B, consider a sequential machine  $M_1$  given by Table I which is not outputobservable. Let us modify  $M_1$  to an output-observable machine by Procedure B. The determination of a minimum number of additional output functions is shown below, where each step is indicated by the corresponding number.

Step 1: Applying Procedure A, we can obtain  $k_1 = 1$ and  $\pi_1 = \{\overline{1,2}; \overline{3,4,5}\}.$ 

Step 2: s = 1.

Step 3: Testing whether there exists an SRP  $\tau_1$  such that  $\pi_1\tau_1 = 0$ , we can find an SRP  $\tau_1 = \{\overline{1}; \overline{2}, \overline{3}; \overline{4}; \overline{5}\}$ . Indeed,  $\pi_1\tau_1 = \{\overline{1}; \overline{2}, \overline{3}; \overline{4}; \overline{5}\}$ .  $\{\overline{1}, \overline{2}; \overline{3}; \overline{4}, \overline{5}\} = \{\overline{1}; \overline{2}; \overline{3}; \overline{4}; \overline{5}\} = 0$ . The transition graph of  $\tau_1$  is shown in Fig. 1(a). This transition graph is a subgraph of the Good diagram for a two-stage shift register shown in Fig. 1(b). By giving a unique coding to each state in accordance with the labeling of the corresponding states in the Good diagram, we can obtain a state assignment shown in Table II.

Step 4: By adding output function  $z_2$  such that  $z_2 = Y_2$ , we can obtain the modified sequential machine  $M_2$  shown in Table III which is 1,2-output-observable with respect to  $z_1 \times z_2$  and the zero partition.

# IV. FAULT DETECTION FOR OUTPUT-OBSERVABLE SEQUENTIAL MACHINES

In this section we consider fault detection experiments for  $k_1, k_2, \dots, k_p$ -output-observable sequential machines. Let M be the fault-free machine with the output function  $z_1 \times z_2 \times \dots \times z_p$  and let M' be the tested (possibly faulty) machine with the output function  $z_1' \times z_2' \times \dots \times z_p'$ . Assume that the class of allowable failures satisfies the following conditions.

Condition 1: Any failure which occurs is assumed to occur throughout the test.

Condition 2: A failure which increases the number of states in the machine does not occur.

Condition 3: A faulty machine M' is still  $k_1, k_2, \dots, k_p$ output-observable with respect to  $z_1' \times z_2' \times \dots \times z_p'$ and some partition  $\pi$ , i.e., the knowledge of the present state of M' is sufficient to uniquely determine the succeeding output sequence of length  $k_i$  observed at the output function  $z_i$  for all  $i(1 \le i \le p)$ .

In Section II we have shown that  $k_1,k_2,\dots,k_p$ -outputobservable sequential machines can be realized as binary FSR's of the form shown in Fig. 2. For sequential machines with shift registers, let us consider a fault that results when one of the stages of any FSR is either stuck-at-1 or stuck-at-0. The output, then, at the last stage of the faulty FSR will be a sequence of identical values. Therefore, the present state of the faulty FSR is sufficient to uniquely determine the succeeding output sequence (a sequence of identical values) of length k where k is the length of the fault-free FSR. Hence, this fault satisfies the above fault assumption. Any stuck-at fault in the combinational circuit is also included by the above fault condition.

Under these assumptions, let us design a checking sequence. Given a  $k_1, k_2, \dots, k_p$ -output-observable sequential machine M, let  $\omega_1$  be an input-output sequence that passes through all the transitions of the state table of M, and let  $\omega_2$  be an arbitrary input-output sequence of length k where  $k = \max\{k_1, \dots, k_p\}$ . It will be proved in the following theorem that the input-output sequence  $\omega_1\omega_2$ , called *C*-sequence, is a checking sequence.

Theorem 5: Let M be an output-observable sequential machine. Then the sequential machine satisfying<sup>2</sup> the C-sequence of M is isomorphic to M.

**Proof:** Let  $M' = (S', I, Z, \delta', \lambda')$  be a sequential machine satisfying the C-sequence of M. From the failure assumption, M' is  $k_1, \dots, k_p$ -output-observable with respect to  $z_1' \times z_2' \times \dots \times z_p'$  and some partition  $\pi$ . Let  $S_t$  and

<sup>&</sup>lt;sup>2</sup>We say that a sequential machine satisfies an input-output sequence if, applying the input sequence, the output sequence is obtained.

 $S_t'$  be the states of M and M', respectively, at time t in the C-sequence. Define a mapping  $f: S' \to S$  such that  $f(S_t') = S_t$  for each time t. We first show that this yields a well-defined mapping.

Now suppose that  $S_{t_1} \neq S_{t_2}$  at time  $t_1$  and  $t_2$ . This implies that

$$z_i(t_1)z_i(t_1+1)\cdots z_i(t_1+k_i-1) \neq z_i(t_2)z_i(t_2+1)\cdots z_i(t_2+k_i-1)$$

for some *i*, since *M* is  $k_1, k_2, \dots, k_p$ -output-observable with respect to  $z_1 \times z_2 \times \dots \times z_p$  and the zero partition. Since *M'* satisfies the *C*-sequence of *M*,

$$z_{i}'(t_{j})z_{i}'(t_{j}+1)\cdots z_{i}'(t_{j}+k_{i}-1)$$
  
=  $z_{i}(t_{j})z_{i}(t_{j}+1)\cdots z_{i}(t_{j}+k_{i}-1)$  for  $j = 1,2$ .

Therefore,

$$z_i'(t_1)z_i'(t_1+1)\cdots z_i'(t_1+k_i-1) \\ \neq z_i'(t_2)z_i'(t_2+1)\cdots z_i'(t_2+k_i-1)$$

This implies  $S_{t_1}' \not\cong S_{t_2}'$ , since M' is  $k_1, k_2, \dots, k_p$ -outputobservable with respect to  $z_1' \times z_2' \times \dots \times z_p'$  and  $\pi$ . This implies  $S_{t_1}' \neq S_{t_2}'$ . Hence,  $S_{t_1} \neq S_{t_2}$  implies  $S_{t_1}' \neq S_{t_2}'$ . This shows that f is well-defined.

Since the C-sequence passes through all the states of S, the mapping f is a surjection. Moreover, from the failure assumption (2), we have  $|S'| \leq |S|$  where |S| means the number of states in S. Thus, f is a bijection.

Let  $I_t$  and  $Z_t$  be the input and output symbols, respectively, at time t in the C-sequence. From the definition of f, we have  $f(\delta'(S_t',I_t)) = f(S_{t+1}') = S_{t+1} = \delta(S_t,I_t) =$  $\delta(f(S_t'),I_t)$ , and  $\lambda'(S_t',I_t) = Z_t = \lambda(S_t,I_t) = \lambda(f(S_t'),I_t)$ for any time t.

This holds for all states and all input symbols of M, since the C-sequence passes through all the transitions of the state table of M. Hence, f is an isomorphism of M' onto M. Q.E.D.

Theorem 5 implies that only the correctly operating machine satisfies the C-sequence of M. However, the converse is not always true, i.e., the correctly operating machine does not always satisfy the C-sequence when the machine under test is not initially in the starting state of the C-sequence of M. So the machine under test should be initially in the starting state of the C-sequence when the C-sequence is to be applied. This can be done by applying a homing sequence.<sup>3</sup> For  $k_1, k_2, \dots, k_p$ -outputobservable sequential machines, any input sequence of length k ( $k = \max{k_1, k_2, \dots, k_p}$ ) is a homing sequence. The entire checking experiment can be summarized as follows.

Step 1: By applying an arbitrary input sequence  $X_1$  of length k, determine the final state  $S_0$ .

Step 2: Construct an input sequence  $X_2$  which passes through all the transitions of M initially in state  $S_0$ .

Step 3: Apply the input sequence  $X_2$  followed by an arbitrary input sequence  $X_3$  of length k (the *C*-sequence of *M*), and observe the response. The machine under test is correct if it responds correctly to the input sequence  $X_2X_3$ . Otherwise, the machine is faulty.

Example 2: Consider machine  $M_2$ , given by Table III, which is 1,2-output-observable with respect to output function  $z_1 \times z_2$  and the zero partition. By applying an arbitrary input sequence of length k ( $k = \max\{1,2\} = 2$ ) and observing the output sequence of length 1 and 2 at the output terminals  $z_1$  and  $z_2$ , respectively, we can establish the initial state and the final state. Suppose that the machine is in the state 1, then the shortest input-output sequence  $\omega_1$  that passes through all the transitions of  $M_2$ is obtained as follows:

Input		0	0	0	1	1	1	0	1	0	1
State	1	4	<b>5</b>	<b>5</b>	1	2	<b>2</b>	3	3	4	5
Output	$z_2$	1	0	1	1	1	0	0	0	0	0
	$z_1$	0	1	1	1	0	0	0	1	1	1

As the final state is 5, the following sequence is an input-output sequence  $\omega_2$  of length 2 starting at state 5:

Input		0	0
State	5	<b>5</b>	<b>5</b>
Output	$z_2$	1	1
	21	1	1

Then a checking sequence for  $M_2$  is the following:

Input		0	0	0	1	1	1	0	1	0	1	0	0	
State	-1	4	<b>5</b>	<b>5</b>	1	<b>2</b>	<b>2</b>	3	3	4	5	5	<b>5</b>	
Output	$z_2$	1	0	1	1	1	0	0	0	0	0	1	1	
-	$z_1$	0	1	1	1	0	0	0	1	1	1	1	1.	

The problem of obtaining the shortest input sequence  $X_2$  in Step 2 can be reduced to the traveling salesman problem. Consider a directed graph consisting of a finite set V of vertices together with a collection U of ordered pairs of vertices, called *arcs*, in which associated with each arc  $(v_i, v_j)$  is a number  $d_{ij} \ge 0$  (which we shall call the *distance* between  $v_i$  and  $v_j$ ). Any sequence of vertices, in which every vertex of the graph appears at least once and the first and last vertices are identical, is called a *tour*. A tour may be written as  $t = (v_1, v_2, \dots, v_p, v_1)$ . The length of the tour, denoted by L(t), is the sum of the arc lengths over the arcs included in the tour, i.e.,

$$L(t) = \sum_{(v_i, v_j) \in t} d_{ij}.$$

The problem of finding the shortest tour is the well-known traveling salesman problem [15].

As the application of the traveling salesman problem, we have the following procedure for finding the shortest input sequence which passes through all the transitions in the given state diagram or the state graph.

<sup>&</sup>lt;sup>3</sup> An input sequence is said to be a homing sequence if the response of M to its application uniquely determines the final state of the machine independently of the initial state.

Step 1: Construct an interchange graph<sup>4</sup> G of the given state graph, and set  $d_{ij} = 1$  for all arcs  $(v_i, v_j)$  in the graph G.

Step 2: Find the shortest tour in the graph G by the method for solving the traveling salesman problem, and construct the input sequence starting from state  $S_0$ , which corresponds to the tour.

Although the comparison of our method with the previous methods  $\lceil 1 \rceil - \lceil 8 \rceil$  is difficult because of the different fault assumptions, we will show some advantages of our method. Since a checking experiment must check all the transitions of M, it must pass through at least all the transitions. This follows from the fact that no checking sequence can be shorter than the shortest input sequence  $X_2$  which passes through all the transitions. Therefore  $|X_2| \leq L_0$  where  $|X_2|$  is the length of the input sequence  $X_2$  and  $L_0$  is the length of the minimum checking experiment. Furthermore,  $|X_1| = |X_3| = k < n$  where n is the number of states of M. Consequently,  $|X_1X_2X_3| =$  $2k + |X_2| < 2n + L_0$ , i.e., the length of the checking experiments for the n-state output-observable sequential machines is at most  $2n + L_0$ . These are nearly minimum checking experiments, and hence are much shorter than those described in previous work.

Since the checking experiments presented here have only to pass through all the transitions in order to check all the transitions, the procedure is much simpler than the previous method  $\lceil 1 \rceil - \lceil 8 \rceil$ . However, when one tries to obtain the shortest input sequence which passes through all the transitions, one must apply such a method as the traveling salesman problem, so the amount of computation may become huge, in general.

## V. CONCLUSION

In this paper we have introduced output-observable sequential machines as the easily testable sequential machines, and have described a procedure for the modification of a given sequential machine to an output-observable one by adding a minimum number of extra outputs. This procedure is mainly based upon the fact that the output observability of a sequential machine is equivalent to the semi-FSR realizability of it. We have also presented a procedure for the organization of simple, short, and efficient checking experiments for outputobservable machines. For such machines, the checking experiments have only to pass through all the transitions of the given state table. In this sense, the output-observable machines have the advantage of being easy to test.

## ACKNOWLEDGMENT

The authors wish to acknowledge the support and encouragement of Prof. H. Ozaki of Osaka University, Osaka, Japan.

#### REFERENCES

- [1] F. C. Hennie, "Fault detecting experiments for sequential circuits," in Proc. 5th Annu. Symp. Switching Theory and
- Logical Design, Nov. 1964. C. R. Kime, "A failure detection method for sequential cir-cuits," Dep. Elec. Eng., Univ. Iowa, Iowa City, Tech. Rep. [2]66-13, 1966.
- [3] S. Murakami, K. Kinoshita, and H. Ozaki, "Sequential ma-chines capable of fault diagnosis," *IEEE Trans. Comput.*, vol. C-19, pp. 1079–1085, Nov. 1970.
  [4] C. E. Holborow, "An improved bound on the length of check-
- [4] C. E. Holborow, All imploved bound on the length of check, in gexperiments for sequential machines with counter cycles," *IEEE Trans. Comput.*, vol. C-21, pp. 597-598, June 1972.
  [5] Z. Kohavi and P. Lavallee, "Design of sequential machines with fault-detection capabilities," *IEEE Trans. Electron. Comput.*, vol. EC-16, pp. 473-484, Aug. 1967.
  [6] D. M. different (The diam of diamond) accounting machines with a sequential machines.
- [6] R. L. Martin, "The design of diagnosable sequential machines," in *Proc. Hawaii Int. Conf. Syst. Sci.*, 1968.
  [7] K. Nakamura and T. Kasami, "A state assignment for sequen-tial machines which makes their fault detection easy" (in Japanese), Inst. Electron. Commun. Eng. Japan, Rec. Prof. Group Automata and Inform. Theory, AIT 69-43-39, Oct. 1969. Y. Kambayashi and S. Yajima, "Fault detecting sequences utilizing memory of sequential machines" (in Japanese), J. Inf. Process. Soc. Japan vol. 12 Oct. 1971
- [8]
- J. Inf. Process. Soc. Japan, vol. 12, Oct. 1971. T. Kawata, K. Kinoshita, and H. Ozaki, "A method for fault detection of feedback shift register circuits" (in Japanese), J. Inst. Electron. Commun. Eng. Jap., July 1969. H. Fujiwara and K. Kinoshita, "Diagnosable sequential
- [10] H. Fujiwara and K. Kinoshita, "Diagnosable sequential machines with additional outputs" (in Japanese), J. Inst. Electron. Commun. Eng. Jap., Dec. 1972.
- -----, "Realizations of output-observable sequential machines and their fault detection" (in Japanese), J. Inst. Electron. Com-[11] mun. Eng. Jap., Aug. 1973.
- [12] D. R. Haring, Sequential-Circuit Synthesis: State Assignment Aspects. Cambridge, Mass.: M.I.T. Press, 1966.
- [13] R. L. Martin, Studies in Feedback-Shift-Register Synthesis of Sequential Machines. Cambridge, Mass.: M.I.T. Press, 1969.
  [14] J. Hartmanis and R. E. Stearns, Algebraic Structure Theory of Sequential Machines. Englewood Cliffs, N. J.: Prentice-Hall, 1966.
- [15] M. Belimore and G. L. Nemhauser, "The traveling salesman problem: A survey," Oper. Res., vol. 16, pp. 538-558, 1968.
- A. J. Nichols, "Minimal shift-register realizations of sequential machines," *IEEE Trans. Electron. Comput.*, vol. EC-14, pp. [16] machines," *IEEE* 688–700, Oct. 1965.



Hideo Fujiwara (S'70) was born in Nara, Japan, on February 9, 1946. He received the B.E. and M.E. degrees in electronic engineering from Osaka University, Osaka, Japan, in 1969 and 1971, respectively. He is currently a Ph.D. student in the Department of Electronic Engineering, Osaka University.

His research interests are switching theory and automata theory, and he specializes in the development of fault diagnosis of logical circuits.

Mr. Fujiwara is a member of the Institute of Electronics and Communication Engineers of Japan and the Information Processing Society of Japan.



Kozo Kinoshita (S'58-M'64) was born in Osaka, Japan, on June 21, 1936. He received the B.E., M.E., and Ph.D. degrees in communication engineering from Osaka University, Osaka, Japan, in 1959, 1961, and 1964, respectively.

Since 1964 he has been with Osaka University, where he is now an Associate Professor of Electronics Engineering. His fields of interest are switching theory, automata theory, and fault diagnosis of information

processing systems.

Dr. Kinoshita is a member of the Institute of Electronics and Communication Engineers of Japan and the Information Processing Society of Japan.

<sup>&</sup>lt;sup>4</sup> In the interchange graph  $G_2$  of the state graph  $G_1$ , the arcs of  $G_1$  are the vertices and the arc  $(u_i, u_j)$  exists in  $G_2$  if and only if in graph  $G_1$  the terminal vertex of the arc  $u_i$  coincides with the initial vertex of the arc  $u_i$ .