

## 話の内容

- ◆ 私の履歴書
- ◆ テスト生成アルゴリズムの歴史
- ◆ 余談(FAN, 非スキャン)
- ◆ ベンチマークの歴史



The basis is necessary for development  
発展には基礎が必要



- For a tree to grow larger, its root must grow bigger and deeper into the ground.
- Similarly, for test technologies (leaves) to develop, substantial results of the fundamental research (root) are necessary.
- The more enriched the fundamental research results become, the more enriched the practical research results become.


## Fundamental problems of testing テストの基本



What are the fundamentals of testing?


I had the opportunity to ask myself the same question 28 years ago when I was requested to write a book from MIT Press.

## Fundamental problems of testing テストの基本



So, I decided to write a book with the following title.

Hideo Fujiwara, *Logic Testing and Design for Testability*, The MIT Press, 1985



So, I decided to write a book with the following title.  
Hideo Fujiwara, *Logic Testing and Design for Testability*, The MIT Press, 1985

## 私の経験から 理論的・基礎的研究が実用的研究に貢献する

テスト生成において (30代@阪大)

Polynomial Time Class ???

テスト生成複雑度解析

FAN algorithm

高速のテスト生成アルゴリズム

テスト容易化設計において (50代@奈良先端大)

Acyclic testability???

順序回路の分類

Non-scan DFT

最適なテスト容易化設計

### 私の経験から

理論的・基礎的研究が実用的研究に貢献する

テスト生成において (30代@阪大)

Polynomial Time Class ???

テスト生成複雑度解析

FAN algorithm

高速のテスト生成アルゴリズム

テスト容易化設計において (50代@奈良先端大)

Acyclic testability???

順序回路の分類

Non-scan DFT

最適なテスト容易化設計

### Complexity of test generation

#### テスト生成複雑度 [Fujiwara, et al, IEEE Trans. Comp, 1982]

- **Fault detection (FD):** Is a given single stuck-at fault detectable?  
 kM-FD: Fault detection problem for k-level monotone circuits  
 kU-FD: Fault detection problem for k-level unate circuits

□ **Theorem 1:**  
 3M-FD is NP-complete.  
 Hence,  
 3U-FD and FD are NP-complete.

Figure 4.1  
A 3-level monotone circuit  $G_1$

### Complexity of test generation

#### テスト生成複雑度 [Fujiwara, et al, IEEE Trans. Comp, 1982]

- A combinational circuit C is said to be *k*-bounded if there exists a partition  $\Pi = \{B_1, B_2, \dots, B_j\}$  such that
  - (1) the number of inputs of each block  $B_i$  is at most *k*, and
  - (2) graph  $G_\Pi$  has no cycle.

### Complexity of test generation

#### テスト生成複雑度 [Fujiwara, et al, IEEE Trans. Comp, 1982]

- **Theorem 2:** Let C be a *k*-bounded circuit. Then there is an algorithm of time complexity  $O(16^k m)$  to find a test for a single stuck-at fault in C, where *m* is the number of lines in C.

Figure 4.3  
Ripple-carry adder  
3-bounded circuit

Figure 4.4  
Carry-ripple p-bit adder  
6-bounded circuit

### Complexity of test generation

#### テスト生成複雑度 [Fujiwara, et al, IEEE Trans. Comp, 1982]

この定理の証明で、分岐点(fanout-point)に0,1,D,D'の4値を割り当てるテスト生成アルゴリズムを示した。

このアルゴリズムが、後のFANアルゴリズムの元になった。

- k-FL-FD: Fault detection for k-fanout limited circuits
- k-FPB-FD: Fault detection for k-fanout-point bounded circuits

□ **Theorem 3:**  
 k-FL-FD is NP-complete if  $k > 2$ .  
 k-FPB-FD is solvable in  $O(4^k m)$  where *m* is the number of lines in C.

### Complexity of test generation

#### テスト生成複雑度 [Fujiwara, et al, IEEE Trans. Comp, 1982]

- **Observation:**  
 k-FL-FD is NP-complete even if *k* is a constant.  
 k-FPB-FD is solvable in  $O(m)$  if *k* is a constant.

□ The complexity of test generation is affected  
 not by the number of fanout branches from a fanout point  
 but by the number of fanout points.

## Complexity of test generation

テスト生成複雑度 [Fujiwara, et al, IEEE Trans. Comp, 1982]


定理の証明で示したアルゴリズムが、FANアルゴリズムの元になった。



## Heuristics of the FAN algorithm


[Fujiwara, et al, IEEE Trans. Comp., 1983]

- Strategy 1: In each step of the algorithm, determine as many signal values as possible that can be *uniquely implied*.
- Strategy 2: Assign a fault signal D or D' that is *uniquely determined* or implied by the fault in question.
- Strategy 3: When the D-frontier consists of a single gate, apply a *unique sensitization*.
- Strategy 4: Stop the backtrace at a *head line*, and postpone the line justification for the head line to later.
- Strategy 5: *Multiple backtracing* (concurrent backtracing of more than one path) is more efficient than backtracing along a single path.
- Strategy 6: In the multiple backtrace, if an objective at a fanout point p has a contradictory requirement, stop the backtrace so as to *assign a binary value to the fanout point*.



## Heuristics of the FAN algorithm


- Strategy 1: In each step of the algorithm, determine as many signal values as possible that can be *uniquely implied*.
- Strategy 2: Assign a fault signal D or D' that is *uniquely determined* or implied by the fault in question.
- Strategy 3: When the D-frontier consists of a single gate, apply a *unique sensitization*.
- Strategy 4: Stop the backtrace at a *head line*, and postpone the line justification for the head line to later.



## Heuristics of the FAN algorithm

[Fujiwara, et al, IEEE Trans. Comp., 1983]

- Strategy 1: In each step of the algorithm, determine as many signal values as possible that can be *uniquely implied*.
- Strategy 2: Assign a fault signal D or D' that is *uniquely determined* or implied by the fault in question.
- Strategy 3: When the D-frontier consists of a single gate, apply a *unique sensitization*.
- Strategy 4: Stop the backtrace at a *head line*, and postpone the line justification for the head line to later.
- Strategy 5: *Multiple backtracing* (concurrent backtracing of more than one path) is more efficient than backtracing along a single path.



## Heuristics of the FAN algorithm







[Fujiwara, et al, IEEE Trans. Comp., 1983]

- Strategy 1: In each step of the algorithm, determine as many signal values as possible that can be *uniquely implied*.
- Strategy 2: Assign a fault signal D or D' that is *uniquely determined* or implied by the fault in question.
- Strategy 3: When the D-frontier consists of a single gate, apply a *unique sensitization*.
- Strategy 4: Stop the backtrace at a *head line*, and postpone the line justification for the head line to later.
- Strategy 5: *Multiple backtracing* (concurrent backtracing of more than one path) is more efficient than backtracing along a single path.
- Strategy 6: In the multiple backtrace, if an objective at a fanout point p has a contradictory requirement, stop the backtrace so as to *assign a binary value to the fanout point*.

*PODEM assigns a binary value only to primary inputs. So, backtracks occur at primary inputs.*

*FAN assigns a binary value only to head lines and fanout points. So, backtracks occur at headlines and fanout points.*

*This is effective to reduce the number of backtracks.*



## Classification of sequential circuits

### Design for acyclic testability


- Introduced two classes of acyclically-testable circuits
  - **Thru-testable** circuits (at gate level)  
[C.Y.Ooi, H.Fujiwara, ICCD 2006]
  - **Linear-depth time-bounded** circuits (at RTL)  
[H.Iwata, T.Yoneda, H.Fujiwara, DAC 2007]
- Proposed Non-Scan type DFT for acyclic testability
  - Non-scan
  - **At-speed** test
  - **100%** fault efficiency
  - **Hardware overhead** is **lower** than Full Scan
  - **Test application time** is much **shorter** than Full Scan

## Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

- Linear-depth time-bounded RTL circuits


Circuit Characteristics



## Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

- Linear-depth time-bounded RTL circuits




Average overhead is 24.0%

Average overhead is 5.9%

## Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

- Linear-depth time-bounded RTL circuits



Full scan & Proposed Non-Scan can achieve almost 100% fault efficiency


For large original circuits, high fault efficiency cannot be obtained

## Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

For original circuits, test generation is very time-consuming, even for low fault efficiency


For full scan & proposed non-scan, test generation is very fast



## Design for acyclic testability

[Fujiwara, et al, IEEE Trans. CAD, 2008]

- Linear-depth time-bounded RTL circuits



Test application time is very long for full scan

Test application time for full scan is 284 times longer than proposed non-scan for RISC, and 54 times longer for MPEG